gem5  v20.0.0.3
fetch_stage.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014-2015 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  */
33 
34 #ifndef __FETCH_STAGE_HH__
35 #define __FETCH_STAGE_HH__
36 
37 #include <string>
38 #include <vector>
39 
41 
42 // Instruction fetch stage.
43 // All dispatched wavefronts for all SIMDS are analyzed for the
44 // need to fetch instructions. From the fetch eligible waves,
45 // one wave is selected from each SIMD and fetch is initiated
46 // for the selected waves.
47 
48 class ComputeUnit;
49 class Wavefront;
50 
52 {
53  public:
54  FetchStage(const ComputeUnitParams* params);
55  ~FetchStage();
56  void init(ComputeUnit *cu);
57  void exec();
58  void processFetchReturn(PacketPtr pkt);
59  void fetch(PacketPtr pkt, Wavefront *wave);
60 
61  // Stats related variables and methods
62  std::string name() { return _name; }
63  void regStats();
65 
66  private:
67  uint32_t numSIMDs;
69 
70  // List of fetch units. A fetch unit is
71  // instantiated per SIMD
73  std::string _name;
74 };
75 
76 #endif // __FETCH_STAGE_HH__
void fetch(PacketPtr pkt, Wavefront *wave)
Definition: fetch_stage.cc:90
FetchStage(const ComputeUnitParams *params)
Definition: fetch_stage.cc:39
std::string name()
Definition: fetch_stage.hh:62
void exec()
Definition: fetch_stage.cc:66
Stats::Distribution instFetchInstReturned
Definition: fetch_stage.hh:64
void regStats()
Definition: fetch_stage.cc:96
A simple distribution stat.
Definition: statistics.hh:2589
void processFetchReturn(PacketPtr pkt)
Definition: fetch_stage.cc:74
A Packet is used to encapsulate a transfer between two objects in the memory system (e...
Definition: packet.hh:249
ComputeUnit * computeUnit
Definition: fetch_stage.hh:68
std::string _name
Definition: fetch_stage.hh:73
uint32_t numSIMDs
Definition: fetch_stage.hh:67
void init(ComputeUnit *cu)
Definition: fetch_stage.cc:54
std::vector< FetchUnit > fetchUnit
Definition: fetch_stage.hh:72

Generated on Fri Jul 3 2020 15:53:02 for gem5 by doxygen 1.8.13