gem5  v20.0.0.3
schedule_stage.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014-2015 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  */
33 
34 #ifndef __SCHEDULE_STAGE_HH__
35 #define __SCHEDULE_STAGE_HH__
36 
37 #include <utility>
38 #include <vector>
39 
41 #include "gpu-compute/scheduler.hh"
43 
44 // Schedule or execution arbitration stage.
45 // From the pool of ready waves in the ready list,
46 // one wave is selected for each execution resource.
47 // The selection is made based on a scheduling policy
48 
49 class ComputeUnit;
50 class Wavefront;
51 
52 struct ComputeUnitParams;
53 
55 {
56  public:
57  ScheduleStage(const ComputeUnitParams *params);
59  void init(ComputeUnit *cu);
60  void exec();
61  void arbitrate();
62  // Stats related variables and methods
63  std::string name() { return _name; }
64  void regStats();
65 
66  private:
68  uint32_t numSIMDs;
69  uint32_t numMemUnits;
70 
71  // Each execution resource will have its own
72  // scheduler and a dispatch list
74 
75  // Stores the status of waves. A READY implies the
76  // wave is ready to be scheduled this cycle and
77  // is already present in the readyList
80 
81  // List of waves which will be dispatched to
82  // each execution resource. A FILLED implies
83  // dispatch list is non-empty and
84  // execution unit has something to execute
85  // this cycle. Currently, the dispatch list of
86  // an execution resource can hold only one wave because
87  // an execution resource can execute only one wave in a cycle.
89 
90  std::string _name;
91 };
92 
93 #endif // __SCHEDULE_STAGE_HH__
ScheduleStage(const ComputeUnitParams *params)
void init(ComputeUnit *cu)
std::vector< std::pair< Wavefront *, DISPATCH_STATUS > > * dispatchList
std::vector< Scheduler > scheduler
std::string name()
std::string _name
uint32_t numSIMDs
uint32_t numMemUnits
std::vector< std::vector< std::pair< Wavefront *, WAVE_STATUS > > * > waveStatusList
ComputeUnit * computeUnit

Generated on Fri Jul 3 2020 15:53:03 for gem5 by doxygen 1.8.13