gem5
v20.1.0.0
arch
riscv
insts
static_inst.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2015 RISC-V Foundation
3
* Copyright (c) 2016 The University of Virginia
4
* All rights reserved.
5
*
6
* Redistribution and use in source and binary forms, with or without
7
* modification, are permitted provided that the following conditions are
8
* met: redistributions of source code must retain the above copyright
9
* notice, this list of conditions and the following disclaimer;
10
* redistributions in binary form must reproduce the above copyright
11
* notice, this list of conditions and the following disclaimer in the
12
* documentation and/or other materials provided with the distribution;
13
* neither the name of the copyright holders nor the names of its
14
* contributors may be used to endorse or promote products derived from
15
* this software without specific prior written permission.
16
*
17
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28
*/
29
30
#include "
arch/riscv/insts/static_inst.hh
"
31
32
#include "
arch/riscv/types.hh
"
33
#include "
cpu/static_inst.hh
"
34
35
namespace
RiscvISA
36
{
37
38
void
39
RiscvMicroInst::advancePC
(
PCState
&pcState)
const
40
{
41
if
(
flags
[IsLastMicroop]) {
42
pcState.
uEnd
();
43
}
else
{
44
pcState.
uAdvance
();
45
}
46
}
47
48
}
// namespace RiscvISA
StaticInst::flags
std::bitset< Num_Flags > flags
Flag values for this instruction.
Definition:
static_inst.hh:99
RiscvISA::PCState
Definition:
types.hh:53
RiscvISA::RiscvMicroInst::advancePC
void advancePC(PCState &pcState) const override
Definition:
static_inst.cc:39
GenericISA::UPCState::uAdvance
void uAdvance()
Definition:
types.hh:247
RiscvISA
Definition:
fs_workload.cc:36
types.hh
static_inst.hh
static_inst.hh
GenericISA::UPCState::uEnd
void uEnd()
Definition:
types.hh:255
Generated on Wed Sep 30 2020 14:02:00 for gem5 by
doxygen
1.8.17