gem5
v20.1.0.0
gpu-compute
gpu_exec_context.cc
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2015 Advanced Micro Devices, Inc.
3
* All rights reserved.
4
*
5
* For use for simulation and test purposes only
6
*
7
* Redistribution and use in source and binary forms, with or without
8
* modification, are permitted provided that the following conditions are met:
9
*
10
* 1. Redistributions of source code must retain the above copyright notice,
11
* this list of conditions and the following disclaimer.
12
*
13
* 2. Redistributions in binary form must reproduce the above copyright notice,
14
* this list of conditions and the following disclaimer in the documentation
15
* and/or other materials provided with the distribution.
16
*
17
* 3. Neither the name of the copyright holder nor the names of its
18
* contributors may be used to endorse or promote products derived from this
19
* software without specific prior written permission.
20
*
21
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31
* POSSIBILITY OF SUCH DAMAGE.
32
*/
33
34
#include "
gpu-compute/gpu_exec_context.hh
"
35
#include "
gpu-compute/wavefront.hh
"
36
37
GPUExecContext::GPUExecContext
(
ComputeUnit
*_cu,
Wavefront
*_wf)
38
: cu(_cu), wf(_wf), gpuISA(_wf ? &_wf->gpuISA() : nullptr)
39
{
40
}
41
42
ComputeUnit
*
43
GPUExecContext::computeUnit
()
44
{
45
return
cu
;
46
}
47
48
Wavefront
*
49
GPUExecContext::wavefront
()
50
{
51
return
wf
;
52
}
53
54
RegVal
55
GPUExecContext::readMiscReg
(
int
opIdx)
const
56
{
57
assert(
gpuISA
);
58
return
gpuISA
->readMiscReg(opIdx);
59
}
60
61
void
62
GPUExecContext::writeMiscReg
(
int
opIdx,
RegVal
val
)
63
{
64
assert(
gpuISA
);
65
gpuISA
->writeMiscReg(opIdx,
val
);
66
}
wavefront.hh
GPUExecContext::wavefront
Wavefront * wavefront()
Definition:
gpu_exec_context.cc:49
ComputeUnit
Definition:
compute_unit.hh:198
GPUExecContext::wf
Wavefront * wf
Definition:
gpu_exec_context.hh:62
GPUExecContext::readMiscReg
RegVal readMiscReg(int opIdx) const
Definition:
gpu_exec_context.cc:55
X86ISA::val
Bitfield< 63 > val
Definition:
misc.hh:769
GPUExecContext::gpuISA
TheGpuISA::GPUISA * gpuISA
Definition:
gpu_exec_context.hh:63
GPUExecContext::cu
ComputeUnit * cu
Definition:
gpu_exec_context.hh:61
gpu_exec_context.hh
GPUExecContext::writeMiscReg
void writeMiscReg(int opIdx, RegVal operandVal)
Definition:
gpu_exec_context.cc:62
Wavefront
Definition:
wavefront.hh:57
GPUExecContext::computeUnit
ComputeUnit * computeUnit()
Definition:
gpu_exec_context.cc:43
GPUExecContext::GPUExecContext
GPUExecContext(ComputeUnit *_cu, Wavefront *_wf)
Definition:
gpu_exec_context.cc:37
RegVal
uint64_t RegVal
Definition:
types.hh:168
Generated on Wed Sep 30 2020 14:02:12 for gem5 by
doxygen
1.8.17