gem5
v20.1.0.0
arch
power
interrupts.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2011 Google
3
* All rights reserved.
4
*
5
* Redistribution and use in source and binary forms, with or without
6
* modification, are permitted provided that the following conditions are
7
* met: redistributions of source code must retain the above copyright
8
* notice, this list of conditions and the following disclaimer;
9
* redistributions in binary form must reproduce the above copyright
10
* notice, this list of conditions and the following disclaimer in the
11
* documentation and/or other materials provided with the distribution;
12
* neither the name of the copyright holders nor the names of its
13
* contributors may be used to endorse or promote products derived from
14
* this software without specific prior written permission.
15
*
16
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
*/
28
29
#ifndef __ARCH_POWER_INTERRUPT_HH__
30
#define __ARCH_POWER_INTERRUPT_HH__
31
32
#include "
arch/generic/interrupts.hh
"
33
#include "
base/logging.hh
"
34
#include "params/PowerInterrupts.hh"
35
36
class
BaseCPU
;
37
class
ThreadContext
;
38
39
namespace
PowerISA
{
40
41
class
Interrupts
:
public
BaseInterrupts
42
{
43
public
:
44
typedef
PowerInterruptsParams
Params
;
45
46
const
Params
*
47
params
()
const
48
{
49
return
dynamic_cast<
const
Params
*
>
(
_params
);
50
}
51
52
Interrupts
(
Params
*
p
) :
BaseInterrupts
(
p
) {}
53
54
void
55
post
(
int
int_num,
int
index
)
56
{
57
panic
(
"Interrupts::post not implemented.\n"
);
58
}
59
60
void
61
clear
(
int
int_num,
int
index
)
62
{
63
panic
(
"Interrupts::clear not implemented.\n"
);
64
}
65
66
void
67
clearAll
()
68
{
69
panic
(
"Interrupts::clearAll not implemented.\n"
);
70
}
71
72
bool
73
checkInterrupts
()
const
74
{
75
panic
(
"Interrupts::checkInterrupts not implemented.\n"
);
76
}
77
78
Fault
79
getInterrupt
()
80
{
81
assert(
checkInterrupts
());
82
panic
(
"Interrupts::getInterrupt not implemented.\n"
);
83
}
84
85
void
86
updateIntrInfo
()
87
{
88
panic
(
"Interrupts::updateIntrInfo not implemented.\n"
);
89
}
90
};
91
92
}
// namespace PowerISA
93
94
#endif // __ARCH_POWER_INTERRUPT_HH__
95
MipsISA::index
Bitfield< 30, 0 > index
Definition:
pra_constants.hh:44
PowerISA::Interrupts::Params
PowerInterruptsParams Params
Definition:
interrupts.hh:44
PowerISA::Interrupts::post
void post(int int_num, int index)
Definition:
interrupts.hh:55
PowerISA::Interrupts::getInterrupt
Fault getInterrupt()
Definition:
interrupts.hh:79
PowerISA::Interrupts::params
const Params * params() const
Definition:
interrupts.hh:47
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition:
thread_context.hh:88
PowerISA
Definition:
decoder.cc:31
PowerISA::Interrupts::Interrupts
Interrupts(Params *p)
Definition:
interrupts.hh:52
Fault
std::shared_ptr< FaultBase > Fault
Definition:
types.hh:240
BaseInterrupts::Params
BaseInterruptsParams Params
Definition:
interrupts.hh:43
PowerISA::Interrupts
Definition:
interrupts.hh:41
PowerISA::Interrupts::clear
void clear(int int_num, int index)
Definition:
interrupts.hh:61
BaseCPU
Definition:
cpu_dummy.hh:43
SimObject::_params
const SimObjectParams * _params
Cached copy of the object parameters.
Definition:
sim_object.hh:110
PowerISA::Interrupts::checkInterrupts
bool checkInterrupts() const
Definition:
interrupts.hh:73
interrupts.hh
logging.hh
MipsISA::p
Bitfield< 0 > p
Definition:
pra_constants.hh:323
PowerISA::Interrupts::updateIntrInfo
void updateIntrInfo()
Definition:
interrupts.hh:86
PowerISA::Interrupts::clearAll
void clearAll()
Definition:
interrupts.hh:67
BaseInterrupts
Definition:
interrupts.hh:37
panic
#define panic(...)
This implements a cprintf based panic() function.
Definition:
logging.hh:171
Generated on Wed Sep 30 2020 14:01:58 for gem5 by
doxygen
1.8.17