gem5  v20.1.0.0
fs_workload.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2018 TU Dresden
3  * All rights reserved
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  */
28 
29 #ifndef __ARCH_RISCV_BARE_METAL_SYSTEM_HH__
30 #define __ARCH_RISCV_BARE_METAL_SYSTEM_HH__
31 
33 #include "params/RiscvBareMetal.hh"
34 
35 namespace RiscvISA
36 {
37 
39 {
40  protected:
43 
44  public:
45  typedef RiscvBareMetalParams Params;
46  BareMetal(Params *p);
47  ~BareMetal();
48 
49  void initState() override;
50 
51  Loader::Arch getArch() const override { return bootloader->getArch(); }
52  const Loader::SymbolTable &
53  symtab(ThreadContext *tc) override
54  {
55  return bootloaderSymtab;
56  }
57  bool
58  insertSymbol(const Loader::Symbol &symbol) override
59  {
60  return bootloaderSymtab.insert(symbol);
61  }
62 };
63 
64 } // namespace RiscvISA
65 
66 #endif // __ARCH_RISCV_BARE_METAL_FS_WORKLOAD_HH__
RiscvISA::BareMetal::~BareMetal
~BareMetal()
Definition: fs_workload.cc:47
RiscvISA::FsWorkload
Definition: fs_workload.hh:40
Loader::SymbolTable
Definition: symtab.hh:59
RiscvISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
RiscvISA::BareMetal::symtab
const Loader::SymbolTable & symtab(ThreadContext *tc) override
Definition: fs_workload.hh:53
RiscvISA
Definition: fs_workload.cc:36
Loader::ObjectFile
Definition: object_file.hh:70
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:88
RiscvISA::BareMetal::getArch
Loader::Arch getArch() const override
Definition: fs_workload.hh:51
RiscvISA::BareMetal::insertSymbol
bool insertSymbol(const Loader::Symbol &symbol) override
Definition: fs_workload.hh:58
RiscvISA::BareMetal::bootloader
Loader::ObjectFile * bootloader
Definition: fs_workload.hh:41
RiscvISA::BareMetal
Definition: fs_workload.hh:38
fs_workload.hh
Loader::Arch
Arch
Definition: object_file.hh:44
Loader::ObjectFile::getArch
Arch getArch() const
Definition: object_file.hh:99
Loader::Symbol
Definition: symtab.hh:46
RiscvISA::BareMetal::initState
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: fs_workload.cc:53
RiscvISA::BareMetal::bootloaderSymtab
Loader::SymbolTable bootloaderSymtab
Definition: fs_workload.hh:42
Loader::SymbolTable::insert
bool insert(const Symbol &symbol)
Definition: symtab.cc:58
RiscvISA::BareMetal::Params
RiscvBareMetalParams Params
Definition: fs_workload.hh:45
RiscvISA::BareMetal::BareMetal
BareMetal(Params *p)
Definition: fs_workload.cc:39

Generated on Wed Sep 30 2020 14:01:59 for gem5 by doxygen 1.8.17