gem5  v22.0.0.2
adder_sub.h
Go to the documentation of this file.
1 /*****************************************************************************
2 
3  Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4  more contributor license agreements. See the NOTICE file distributed
5  with this work for additional information regarding copyright ownership.
6  Accellera licenses this file to you under the Apache License, Version 2.0
7  (the "License"); you may not use this file except in compliance with the
8  License. You may obtain a copy of the License at
9 
10  http://www.apache.org/licenses/LICENSE-2.0
11 
12  Unless required by applicable law or agreed to in writing, software
13  distributed under the License is distributed on an "AS IS" BASIS,
14  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15  implied. See the License for the specific language governing
16  permissions and limitations under the License.
17 
18  *****************************************************************************/
19 
20 /*****************************************************************************
21 
22  adder_sub.h --
23 
24  Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15
25 
26  *****************************************************************************/
27 
28 /*****************************************************************************
29 
30  MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31  changes you are making here.
32 
33  Name, Affiliation, Date:
34  Description of Modification:
35 
36  *****************************************************************************/
37 
38 /* Filename adder_sub.h */
39 /* This is the interface file for synchronous process `adder_sub' */
40 
41 #include "systemc.h"
42 
43 SC_MODULE( adder_sub )
44 {
45  SC_HAS_PROCESS( adder_sub );
46 
47  sc_in_clk clk;
48 
49  const sc_signal<int>& Sa; //input
50  const sc_signal<int>& Sb; //input
51  const sc_signal<int>& Sc; //input
52  const sc_signal<bool>& adder_sub_ready; //input
53  sc_signal<int>& Sd; //output
54  sc_signal<int>& Ssum; //output
55  sc_signal<bool>& adder_sub_done; //output
56 
57  //Constructor
58  adder_sub(sc_module_name NAME,
59  sc_clock& CLK,
60  const sc_signal<int>& SA,
61  const sc_signal<int>& SB,
62  const sc_signal<int>& SC,
63  const sc_signal<bool>& ADDER_SUB_READY,
64  sc_signal<int>& SD,
65  sc_signal<int>& SSUM,
66  sc_signal<bool>& ADDER_SUB_DONE)
67  : Sa(SA), Sb(SB), Sc(SC),
68  adder_sub_ready(ADDER_SUB_READY),
69  Sd(SD), Ssum(SSUM), adder_sub_done(ADDER_SUB_DONE)
70  {
71  clk(CLK);
72  SC_CTHREAD( entry, clk.pos() );
73  }
74 
75  // Process functionality in member function below
76  void entry();
77 };
78 
79 
SC_MODULE
SC_MODULE(adder_sub)
Definition: adder_sub.h:43
sc_core::sc_in_clk
sc_in< bool > sc_in_clk
Definition: sc_clock.hh:116
SC_HAS_PROCESS
#define SC_HAS_PROCESS(name)
Definition: sc_module.hh:301
SC_CTHREAD
#define SC_CTHREAD(name, clk)
Definition: sc_module.hh:323

Generated on Thu Jul 28 2022 13:32:42 for gem5 by doxygen 1.8.17