gem5  v22.1.0.0
clocked_object.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2015-2017, 2019-2020 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #include "sim/clocked_object.hh"
39 
40 #include "base/logging.hh"
41 #include "sim/power/power_model.hh"
42 
43 namespace gem5
44 {
45 
46 ClockedObject::ClockedObject(const ClockedObjectParams &p) :
47  SimObject(p), Clocked(*p.clk_domain), powerState(p.power_state)
48 {
49  // Register the power_model with the object
50  // Slightly counter-intuitively, power models need to to register with the
51  // clocked object and not the power stated object because the power model
52  // needs information from the clock domain, which is an attribute of the
53  // clocked object.
54  for (auto & power_model: p.power_model)
55  power_model->setClockedObject(this);
56 }
57 
58 void
60 {
61  powerState->serialize(cp);
62 }
63 void
65 {
67 }
68 
69 } // namespace gem5
ClockedObject(const ClockedObjectParams &p)
void serialize(CheckpointOut &cp) const override
Serialize an object.
void unserialize(CheckpointIn &cp) override
Unserialize an object.
PowerState * powerState
Helper class for objects that need to be clocked.
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: power_state.cc:85
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: power_state.cc:76
Abstract superclass for simulation objects.
Definition: sim_object.hh:148
ClockedObject declaration and implementation.
Bitfield< 54 > p
Definition: pagetable.hh:70
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
std::ostream CheckpointOut
Definition: serialize.hh:66

Generated on Wed Dec 21 2022 10:22:39 for gem5 by doxygen 1.9.1