gem5  v22.1.0.0
simple.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2018 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 
39 #ifndef __DEV_SERIAL_SIMPLE_HH__
40 #define __DEV_SERIAL_SIMPLE_HH__
41 
42 #include "dev/serial/uart.hh"
43 
44 namespace gem5
45 {
46 
47 struct SimpleUartParams;
48 
49 class SimpleUart : public Uart
50 {
51  public:
52  SimpleUart(const SimpleUartParams &p);
53 
54  public: // PioDevice
55  Tick read(PacketPtr pkt) override;
56  Tick write(PacketPtr pkt) override;
57 
58  public: // Uart
59  void dataAvailable() override {
60  // We don't support interrupts, so ignore the data available
61  // call.
62  };
63 
64  protected: // Configuration
65  const ByteOrder byteOrder;
66 
67  const bool endOnEOT;
68 };
69 
70 } // namespace gem5
71 
72 #endif // __DEV_SERIAL_SIMPLE_HH__
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:294
SimpleUart(const SimpleUartParams &p)
Definition: simple.cc:48
void dataAvailable() override
Inform the uart that there is data available.
Definition: simple.hh:59
const bool endOnEOT
Definition: simple.hh:67
Tick write(PacketPtr pkt) override
Pure virtual function that the device must implement.
Definition: simple.cc:70
Tick read(PacketPtr pkt) override
Pure virtual function that the device must implement.
Definition: simple.cc:54
const ByteOrder byteOrder
Definition: simple.hh:62
Bitfield< 54 > p
Definition: pagetable.hh:70
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
uint64_t Tick
Tick count type.
Definition: types.hh:58
Base class for UART.

Generated on Wed Dec 21 2022 10:22:34 for gem5 by doxygen 1.9.1