gem5  v21.1.0.2
sub_system.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014-2016 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #include "sim/sub_system.hh"
39 
40 #include "params/SubSystem.hh"
41 #include "sim/power/power_model.hh"
43 
44 namespace gem5
45 {
46 
48  : SimObject(p)
49 {
50  // Link thermalDomain <-> SubSystem
51  if (p.thermal_domain)
52  p.thermal_domain->setSubSystem(this);
53 }
54 
55 double
57 {
58  double ret = 0.0f;
59  for (auto &obj: powerProducers)
60  ret += obj->getDynamicPower();
61  return ret;
62 }
63 
64 double
66 {
67  double ret = 0.0f;
68  for (auto &obj: powerProducers)
69  ret += obj->getStaticPower();
70  return ret;
71 }
72 
73 } // namespace gem5
power_model.hh
gem5::SubSystem::getStaticPower
double getStaticPower() const
Definition: sub_system.cc:65
gem5::SimObject::Params
SimObjectParams Params
Definition: sim_object.hh:170
gem5::SubSystem::getDynamicPower
double getDynamicPower() const
Definition: sub_system.cc:56
gem5::SubSystem::SubSystem
SubSystem(const Params &p)
Definition: sub_system.cc:47
gem5::MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:326
gem5::SubSystem::powerProducers
std::vector< PowerModel * > powerProducers
Definition: sub_system.hh:75
gem5::SimObject
Abstract superclass for simulation objects.
Definition: sim_object.hh:146
thermal_domain.hh
sub_system.hh
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40

Generated on Tue Sep 21 2021 12:25:48 for gem5 by doxygen 1.8.17