gem5  v22.1.0.0
sub_system.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014-2016 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
43 #ifndef __SIM_SUB_SYSTEM_HH__
44 #define __SIM_SUB_SYSTEM_HH__
45 
46 #include <vector>
47 
48 #include "params/SubSystem.hh"
49 #include "sim/sim_object.hh"
50 
51 namespace gem5
52 {
53 
54 class PowerModel;
55 
60 class SubSystem : public SimObject
61 {
62  public:
63  typedef SubSystemParams Params;
64  SubSystem(const Params &p);
65 
66  double getDynamicPower() const;
67 
68  double getStaticPower() const;
69 
71  powerProducers.push_back(pm);
72  }
73 
74  protected:
76 };
77 
78 } // namespace gem5
79 
80 #endif
Abstract superclass for simulation objects.
Definition: sim_object.hh:148
SimObjectParams Params
Definition: sim_object.hh:170
The SubSystem simobject does nothing, it is just a container for other simobjects used by the configu...
Definition: sub_system.hh:61
double getDynamicPower() const
Definition: sub_system.cc:56
SubSystem(const Params &p)
Definition: sub_system.cc:47
void registerPowerProducer(PowerModel *pm)
Definition: sub_system.hh:70
std::vector< PowerModel * > powerProducers
Definition: sub_system.hh:75
double getStaticPower() const
Definition: sub_system.cc:65
SubSystemParams Params
Definition: sub_system.hh:63
STL vector class.
Definition: stl.hh:37
Bitfield< 54 > p
Definition: pagetable.hh:70
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....

Generated on Wed Dec 21 2022 10:22:40 for gem5 by doxygen 1.9.1