gem5  v21.1.0.2
tport.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012 ARM Limited
3  * All rights reserved.
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2006 The Regents of The University of Michigan
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
41 #ifndef __MEM_TPORT_HH__
42 #define __MEM_TPORT_HH__
43 
50 #include "mem/qport.hh"
51 
52 namespace gem5
53 {
54 
55 class SimObject;
56 
63 {
64 
65  private:
66 
74 
75  protected:
76 
78  void recvFunctional(PacketPtr pkt);
79 
81  bool recvTimingReq(PacketPtr pkt);
82 
83  virtual Tick recvAtomic(PacketPtr pkt) = 0;
84 
89  std::unique_ptr<Packet> pendingDelete;
90 
91  public:
92 
104  SimpleTimingPort(const std::string& name, SimObject* owner);
105 
106  virtual ~SimpleTimingPort() { }
107 
108 };
109 
110 } // namespace gem5
111 
112 #endif // __MEM_TPORT_HH__
gem5::Port::name
const std::string name() const
Return port name (for DPRINTF).
Definition: port.hh:111
gem5::RespPacketQueue
Definition: packet_queue.hh:300
gem5::SimpleTimingPort::recvFunctional
void recvFunctional(PacketPtr pkt)
Implemented using recvAtomic().
Definition: tport.cc:54
gem5::SimpleTimingPort::pendingDelete
std::unique_ptr< Packet > pendingDelete
Upstream caches need this packet until true is returned, so hold it for deletion until a subsequent c...
Definition: tport.hh:89
gem5::SimpleTimingPort
The simple timing port uses a queued port to implement recvFunctional and recvTimingReq through recvA...
Definition: tport.hh:62
gem5::SimpleTimingPort::~SimpleTimingPort
virtual ~SimpleTimingPort()
Definition: tport.hh:106
gem5::SimpleTimingPort::SimpleTimingPort
SimpleTimingPort(const std::string &name, SimObject *owner)
Create a new SimpleTimingPort that relies on a packet queue to hold responses, and implements recvTim...
Definition: tport.cc:47
gem5::QueuedResponsePort
A queued port is a port that has an infinite queue for outgoing packets and thus decouples the module...
Definition: qport.hh:61
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:283
gem5::Tick
uint64_t Tick
Tick count type.
Definition: types.hh:58
gem5::SimObject
Abstract superclass for simulation objects.
Definition: sim_object.hh:146
gem5::SimpleTimingPort::queueImpl
RespPacketQueue queueImpl
The packet queue used to store outgoing responses.
Definition: tport.hh:73
gem5::ResponsePort::owner
SimObject & owner
Definition: port.hh:279
qport.hh
gem5::SimpleTimingPort::recvAtomic
virtual Tick recvAtomic(PacketPtr pkt)=0
Receive an atomic request packet from the peer.
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::SimpleTimingPort::recvTimingReq
bool recvTimingReq(PacketPtr pkt)
Implemented using recvAtomic().
Definition: tport.cc:63

Generated on Tue Sep 21 2021 12:25:47 for gem5 by doxygen 1.8.17