gem5  v20.0.0.0
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
HsailISA::LdInst< MemDataType, DestDataType, AddrOperandType > Member List

This is the complete list of members for HsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >, including all inherited members.

_flagsGPUStaticInstprotected
_instAddrGPUStaticInstprotected
_instNumGPUStaticInstprotected
_ipdInstNumGPUStaticInstprotected
addrHsailISA::LdInstBase< MemDataType::CType, DestDataType::OperandType, AddrOperandType >
completeAcc(GPUDynInstPtr gpuDynInst) overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inlinevirtual
destHsailISA::LdInstBase< MemDataType::CType, DestDataType::OperandType, AddrOperandType >
dest_vectHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >private
disassemble()GPUStaticInst
disassemblyGPUStaticInstprotected
dynamic_id_countGPUStaticInststatic
equivClassHsailISA::LdInstBase< MemDataType::CType, DestDataType::OperandType, AddrOperandType >
execAtomic(GPUDynInstPtr gpuDynInst)GPUStaticInstinlinevirtual
execAtomicAcq(GPUDynInstPtr gpuDynInst)GPUStaticInstinlinevirtual
execLdAcq(GPUDynInstPtr gpuDynInst) overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inlineprivatevirtual
execSt(GPUDynInstPtr gpuDynInst)GPUStaticInstinlinevirtual
execute(GPUDynInstPtr gpuDynInst) overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >virtual
executed_asGPUStaticInst
generateDisassembly() overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >privatevirtual
getAddressOperand()HsailISA::MemInstinline
getMemOperandSize()HsailISA::MemInstinline
getNumOperands() overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inlinevirtual
getOperandSize(int operandIndex) overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inlinevirtual
getRegisterIndex(int operandIndex, GPUDynInstPtr gpuDynInst) overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inlinevirtual
getTargetPc()GPUStaticInstinlinevirtual
GPUStaticInst(const std::string &opcode)GPUStaticInst
hsailCodeHsailISA::HsailGPUStaticInstprotected
HsailGPUStaticInst(const BrigObject *obj, const std::string &opcode)HsailISA::HsailGPUStaticInst
init_addr(AddrOperandBase *_addr_operand)HsailISA::MemInstinline
initiateAcc(GPUDynInstPtr gpuDynInst) overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inlinevirtual
instAddr(int inst_addr)GPUStaticInstinline
instAddr() constGPUStaticInstinline
instNum(int num)GPUStaticInstinline
instNum()GPUStaticInstinline
instSize() const overrideHsailISA::HsailGPUStaticInstinlinevirtual
ipdInstNum(int num)GPUStaticInstinline
ipdInstNum() constGPUStaticInstinline
isAcquire() constGPUStaticInstinline
isAcquireRelease() constGPUStaticInstinline
isALU() constGPUStaticInstinline
isArgLoad() constGPUStaticInstinline
isArgSeg() constGPUStaticInstinline
isAtomic() constGPUStaticInstinline
isAtomicAdd() constGPUStaticInstinline
isAtomicAnd() constGPUStaticInstinline
isAtomicCAS() constGPUStaticInstinline
isAtomicDec() constGPUStaticInstinline
isAtomicExch() constGPUStaticInstinline
isAtomicInc() constGPUStaticInstinline
isAtomicMax() constGPUStaticInstinline
isAtomicMin() constGPUStaticInstinline
isAtomicNoRet() constGPUStaticInstinline
isAtomicOr() constGPUStaticInstinline
isAtomicRet() constGPUStaticInstinline
isAtomicSub() constGPUStaticInstinline
isAtomicXor() constGPUStaticInstinline
isBarrier() constGPUStaticInstinline
isBranch() constGPUStaticInstinline
isCondRegister(int operandIndex) overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inlinevirtual
isDeviceScope() constGPUStaticInstinline
isDstOperand(int operandIndex) overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inlinevirtual
isFlat() constGPUStaticInstinline
isGloballyCoherent() constGPUStaticInstinline
isGlobalMem() constGPUStaticInstinline
isGlobalSeg() constGPUStaticInstinline
isGroupSeg() constGPUStaticInstinline
isKernArgSeg() constGPUStaticInstinline
isLoad() constGPUStaticInstinline
isLocalMem() constGPUStaticInstinline
isMemFence() constGPUStaticInstinline
isMemRef() constGPUStaticInstinline
isNoOrder() constGPUStaticInstinline
isNop() constGPUStaticInstinline
isNoScope() constGPUStaticInstinline
isPrivateSeg() constGPUStaticInstinline
isReadOnlySeg() constGPUStaticInstinline
isRelaxedOrder() constGPUStaticInstinline
isRelease() constGPUStaticInstinline
isReturn() constGPUStaticInstinline
isScalar() constGPUStaticInstinline
isScalarRegister(int operandIndex) overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inlinevirtual
isSpecialOp() constGPUStaticInstinline
isSpillSeg() constGPUStaticInstinline
isSrcOperand(int operandIndex) overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inlinevirtual
isStore() constGPUStaticInstinline
isSystemCoherent() constGPUStaticInstinline
isSystemScope() constGPUStaticInstinline
isUnconditionalJump() constGPUStaticInstinline
isValid() const overrideHsailISA::HsailGPUStaticInstinlinevirtual
isVectorRegister(int operandIndex) overrideHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inlinevirtual
isWaitcnt() constGPUStaticInstinline
isWavefrontScope() constGPUStaticInstinline
isWorkgroupScope() constGPUStaticInstinline
isWorkitemScope() constGPUStaticInstinline
LdInst(const Brig::BrigInstBase *ib, const BrigObject *obj, const char *_opcode)HsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >inline
LdInstBase(const Brig::BrigInstBase *ib, const BrigObject *obj, const char *_opcode)HsailISA::LdInstBase< MemDataType::CType, DestDataType::OperandType, AddrOperandType >inline
MemInst()HsailISA::MemInstinline
MemInst(Enums::MemType m_type)HsailISA::MemInstinline
memoryOrderHsailISA::LdInstBase< MemDataType::CType, DestDataType::OperandType, AddrOperandType >
memoryScopeHsailISA::LdInstBase< MemDataType::CType, DestDataType::OperandType, AddrOperandType >
nextInstAddr() constGPUStaticInstinline
num_dest_operandsHsailISA::LdInst< MemDataType, DestDataType, AddrOperandType >private
numDstRegOperands() overrideHsailISA::LdInstBase< MemDataType::CType, DestDataType::OperandType, AddrOperandType >inlinevirtual
numSrcRegOperands() overrideHsailISA::LdInstBase< MemDataType::CType, DestDataType::OperandType, AddrOperandType >inlinevirtual
opcodeGPUStaticInstprotected
readsSCC() constGPUStaticInstinline
readsVCC() constGPUStaticInstinline
segmentHsailISA::LdInstBase< MemDataType::CType, DestDataType::OperandType, AddrOperandType >
setFlag(Flags flag)GPUStaticInstinline
widthHsailISA::LdInstBase< MemDataType::CType, DestDataType::OperandType, AddrOperandType >
writesSCC() constGPUStaticInstinline
writesVCC() constGPUStaticInstinline

Generated on Thu May 28 2020 16:22:20 for gem5 by doxygen 1.8.13