gem5  v20.0.0.3
gic.hh
Go to the documentation of this file.
1 /*
2  * Copyright 2019 Google, Inc.
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions are
6  * met: redistributions of source code must retain the above copyright
7  * notice, this list of conditions and the following disclaimer;
8  * redistributions in binary form must reproduce the above copyright
9  * notice, this list of conditions and the following disclaimer in the
10  * documentation and/or other materials provided with the distribution;
11  * neither the name of the copyright holders nor the names of its
12  * contributors may be used to endorse or promote products derived from
13  * this software without specific prior written permission.
14  *
15  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26  */
27 
28 #ifndef __ARCH_ARM_FASTMODEL_GIC_GIC_HH__
29 #define __ARCH_ARM_FASTMODEL_GIC_GIC_HH__
30 
31 #pragma GCC diagnostic push
32 #pragma GCC diagnostic ignored "-Woverloaded-virtual"
33 #include <amba_pv.h>
34 #pragma GCC diagnostic pop
35 
36 #include <memory>
37 
39 #include "dev/arm/base_gic.hh"
40 #include "params/FastModelGIC.hh"
41 #include "params/SCFastModelGIC.hh"
42 #include "scx_evs_GIC.h"
45 
46 namespace FastModel
47 {
48 
49 // The fast model exports a class called scx_evs_GIC which represents
50 // the subsystem described in LISA+. This class specializes it to export gem5
51 // ports and interface with its peer gem5 GIC. The gem5 GIC inherits from the
52 // gem5 BaseGic class and implements its API, while this class actually does
53 // the work.
54 class SCGIC : public scx_evs_GIC
55 {
56  private:
57  // The unconnected CPU ports/sockets still need to be connected for TLM to
58  // be happy, so this module finds all unbound sockets, creates pair
59  // sockets for them to connect to, binds everything together, and
60  // implements the target interface with a dummy stub that will complain
61  // and crash gem5 if it ever gets called.
63  public svp_gicv3_comms::gicv3_comms_fw_if
64  {
65  protected:
66  typedef sc_core::sc_vector<
67  svp_gicv3_comms::gicv3_comms_initiator_socket<>> Initiators;
68  typedef sc_core::sc_vector<
69  svp_gicv3_comms::gicv3_comms_target_socket<>> Targets;
70 
71  Targets targets;
72 
73  static int countUnbound(const Initiators &inits);
74 
75  public:
76  Terminator(sc_core::sc_module_name _name, Initiators &inits);
77 
78  // Stub out the terminated interface.
79  void sendTowardsCPU(uint8_t len, const uint8_t *data) override;
80  };
81 
82  std::unique_ptr<Terminator> terminator;
83  const SCFastModelGICParams &_params;
84 
85  public:
86  SCGIC(const SCFastModelGICParams &params, sc_core::sc_module_name _name);
87 
89 
90  void before_end_of_elaboration() override;
91 
92  void
93  end_of_elaboration() override
94  {
95  scx_evs_GIC::end_of_elaboration();
96  scx_evs_GIC::start_of_simulation();
97  }
98  void start_of_simulation() override {}
99  const SCFastModelGICParams &
101  {
102  return _params;
103  }
104 };
105 
106 // This class pairs with the one above to implement the receiving end of gem5's
107 // GIC API. It acts as an interface which passes work to the fast model GIC,
108 // and lets the fast model GIC interact with the rest of the system.
109 class GIC : public BaseGic
110 {
111  private:
113  64, svp_gicv3_comms::gicv3_comms_fw_if,
114  svp_gicv3_comms::gicv3_comms_bw_if, 1,
116 
120 
122 
123  public:
124  GIC(const FastModelGICParams &params);
125 
126  Port &getPort(const std::string &if_name,
127  PortID idx=InvalidPortID) override;
128 
129  void sendInt(uint32_t num) override;
130  void clearInt(uint32_t num) override;
131 
132  void sendPPInt(uint32_t num, uint32_t cpu) override;
133  void clearPPInt(uint32_t num, uint32_t cpu) override;
134 
135  bool supportsVersion(GicVersion version) override;
136 
137  AddrRangeList getAddrRanges() const override { return AddrRangeList(); }
138  Tick read(PacketPtr pkt) override { return 0; }
139  Tick write(PacketPtr pkt) override { return 0; }
140 };
141 
142 } // namespace FastModel
143 
144 #endif // __ARCH_ARM_FASTMODEL_GIC_GIC_HH__
SCGIC * scGIC
Definition: gic.hh:121
Ports are used to interface objects to each other.
Definition: port.hh:56
const PortID InvalidPortID
Definition: types.hh:236
std::list< AddrRange > AddrRangeList
Convenience typedef for a collection of address ranges.
Definition: addr_range.hh:569
SignalInterruptInitiatorSocket signalInterrupt
Definition: gic.hh:88
Tick read(PacketPtr pkt) override
Pure virtual function that the device must implement.
Definition: gic.hh:138
sc_core::sc_vector< svp_gicv3_comms::gicv3_comms_target_socket<> > Targets
Definition: gic.hh:69
void end_of_elaboration() override
Definition: gic.hh:93
void sendTowardsCPU(uint8_t len, const uint8_t *data) override
Definition: gic.cc:65
AmbaInitiator ambaM
Definition: gic.hh:117
const SCFastModelGICParams & params()
Definition: gic.hh:100
STL vector class.
Definition: stl.hh:37
std::unique_ptr< Terminator > terminator
Definition: gic.hh:82
uint64_t Tick
Tick count type.
Definition: types.hh:61
const SCFastModelGICParams & _params
Definition: gic.hh:83
std::vector< std::unique_ptr< TlmGicInitiator > > redistributors
Definition: gic.hh:119
Bitfield< 18, 16 > len
AmbaTarget ambaS
Definition: gic.hh:118
GicVersion
Definition: base_gic.hh:66
AddrRangeList getAddrRanges() const override
Every PIO device is obliged to provide an implementation that returns the address ranges the device r...
Definition: gic.hh:137
A Packet is used to encapsulate a transfer between two objects in the memory system (e...
Definition: packet.hh:249
Tick write(PacketPtr pkt) override
Pure virtual function that the device must implement.
Definition: gic.hh:139
sc_core::sc_vector< svp_gicv3_comms::gicv3_comms_initiator_socket<> > Initiators
Definition: gic.hh:67
Base class for ARM GIC implementations.
sc_gem5::TlmInitiatorBaseWrapper< 64, svp_gicv3_comms::gicv3_comms_fw_if, svp_gicv3_comms::gicv3_comms_bw_if, 1, sc_core::SC_ONE_OR_MORE_BOUND > TlmGicInitiator
Definition: gic.hh:115
SCGIC(const SCFastModelGICParams &params, sc_core::sc_module_name _name)
Definition: gic.cc:70
int16_t PortID
Port index/ID type, and a symbolic name for an invalid port id.
Definition: types.hh:235
const char data[]
void start_of_simulation() override
Definition: gic.hh:98
Terminator(sc_core::sc_module_name _name, Initiators &inits)
Definition: gic.cc:47
virtual void before_end_of_elaboration()
Definition: sc_module.hh:248
static int countUnbound(const Initiators &inits)
Definition: gic.cc:38

Generated on Fri Jul 3 2020 15:42:38 for gem5 by doxygen 1.8.13