Go to the documentation of this file.
41 #ifndef __ARCH_ARM_INSTS_PSEUDO_HH__
42 #define __ARCH_ARM_INSTS_PSEUDO_HH__
80 const std::string& _fullMnemonic);
110 const std::string& _fullMnemonic);
ArmISA::DecoderFault faultId
DecoderFault
Instruction decoder fault codes in ExtMachInst.
Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const override
Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const override
Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const override
bool warned
Have we warned on this instruction yet?
std::string fullMnemonic
Full mnemonic for MRC and MCR instructions including the coproc.
std::shared_ptr< FaultBase > Fault
Base class for unimplemented instructions that cause a warning to be printed (but do not terminate si...
FailUnimplemented(const char *_mnemonic, ArmISA::ExtMachInst _machInst)
The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...
std::string generateDisassembly(Addr pc, const Loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const override
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
IllegalExecInst(ArmISA::ExtMachInst _machInst)
WarnUnimplemented(const char *_mnemonic, ArmISA::ExtMachInst _machInst)
std::string generateDisassembly(Addr pc, const Loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
std::string generateDisassembly(Addr pc, const Loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
std::string fullMnemonic
Full mnemonic for MRC and MCR instructions including the coproc.
const char * faultName() const
DecoderFaultInst(ArmISA::ExtMachInst _machInst)
This class is modelling instructions which are not going to be executed since they are flagged as Ill...
Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const override
Static instruction class for unimplemented instructions that cause simulator termination.
DebugStep(ArmISA::ExtMachInst _machInst)
Generated on Wed Sep 30 2020 14:02:00 for gem5 by doxygen 1.8.17