gem5  v20.1.0.0
cache_blk.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012-2013 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2007 The Regents of The University of Michigan
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
41 #include "mem/cache/cache_blk.hh"
42 
43 #include "base/cprintf.hh"
44 
45 void
46 CacheBlk::insert(const Addr tag, const bool is_secure,
47  const int src_requestor_ID, const uint32_t task_ID)
48 {
49  // Make sure that the block has been properly invalidated
50  assert(status == 0);
51 
52  // Set block tag
53  this->tag = tag;
54 
55  // Set source requestor ID
56  srcRequestorId = src_requestor_ID;
57 
58  // Set task ID
59  task_id = task_ID;
60 
61  // Set insertion tick as current tick
63 
64  // Insertion counts as a reference to the block
65  refCount = 1;
66 
67  // Set secure state
68  if (is_secure) {
69  setSecure();
70  }
71 
72  // Validate block
73  setValid();
74 }
75 
76 void
77 CacheBlkPrintWrapper::print(std::ostream &os, int verbosity,
78  const std::string &prefix) const
79 {
80  ccprintf(os, "%sblk %c%c%c%c\n", prefix,
81  blk->isValid() ? 'V' : '-',
82  blk->isWritable() ? 'E' : '-',
83  blk->isDirty() ? 'M' : '-',
84  blk->isSecure() ? 'S' : '-');
85 }
86 
CacheBlk::isWritable
bool isWritable() const
Checks the write permissions of this block.
Definition: cache_blk.hh:181
CacheBlk::setValid
virtual void setValid()
Set valid bit.
Definition: cache_blk.hh:253
X86ISA::os
Bitfield< 17 > os
Definition: misc.hh:803
CacheBlk::task_id
uint32_t task_id
Task Id associated with this block.
Definition: cache_blk.hh:88
CacheBlk::isDirty
bool isDirty() const
Check to see if a block has been written.
Definition: cache_blk.hh:226
CacheBlk::status
State status
The current status of this block.
Definition: cache_blk.hh:105
cprintf.hh
CacheBlk::refCount
unsigned refCount
Number of references to this block since it was brought in.
Definition: cache_blk.hh:114
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
CacheBlk::setSecure
virtual void setSecure()
Set secure bit.
Definition: cache_blk.hh:262
CacheBlk::tag
Addr tag
Data block tag value.
Definition: cache_blk.hh:91
CacheBlk::tickInserted
Tick tickInserted
Tick on which the block was inserted in the cache.
Definition: cache_blk.hh:123
CacheBlk::isValid
bool isValid() const
Checks that a block is valid.
Definition: cache_blk.hh:203
CacheBlkPrintWrapper::print
void print(std::ostream &o, int verbosity=0, const std::string &prefix="") const
Definition: cache_blk.cc:77
cache_blk.hh
CacheBlk::insert
virtual void insert(const Addr tag, const bool is_secure, const int src_requestor_ID, const uint32_t task_ID)
Set member variables when a block insertion occurs.
Definition: cache_blk.cc:46
CacheBlkPrintWrapper::blk
CacheBlk * blk
Definition: cache_blk.hh:509
ccprintf
void ccprintf(cp::Print &print)
Definition: cprintf.hh:127
CacheBlk::srcRequestorId
int srcRequestorId
holds the source requestor ID for this block.
Definition: cache_blk.hh:117
CacheBlk::isSecure
bool isSecure() const
Check if this block holds data from the secure memory space.
Definition: cache_blk.hh:245
curTick
Tick curTick()
The current simulated tick.
Definition: core.hh:45

Generated on Wed Sep 30 2020 14:02:12 for gem5 by doxygen 1.8.17