gem5  v20.1.0.0
dispatcher.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2011-2015,2018 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  */
33 
43 #ifndef __GPU_COMPUTE_DISPATCHER_HH__
44 #define __GPU_COMPUTE_DISPATCHER_HH__
45 
46 #include <queue>
47 #include <unordered_map>
48 #include <vector>
49 
50 #include "base/statistics.hh"
51 #include "dev/hsa/hsa_packet.hh"
52 #include "params/GPUDispatcher.hh"
53 #include "sim/sim_object.hh"
54 
56 class HSAQueueEntry;
57 class Shader;
58 class Wavefront;
59 
60 class GPUDispatcher : public SimObject
61 {
62  public:
63  typedef GPUDispatcherParams Params;
64 
65  GPUDispatcher(const Params *p);
67 
68  void serialize(CheckpointOut &cp) const override;
69  void unserialize(CheckpointIn &cp) override;
70  void regStats() override;
71  void setCommandProcessor(GPUCommandProcessor *gpu_cmd_proc);
72  void setShader(Shader *new_shader);
73  void exec();
75  void updateInvCounter(int kern_id, int val=-1);
76  bool updateWbCounter(int kern_id, int val=-1);
77  int getOutstandingWbs(int kern_id);
78  void notifyWgCompl(Wavefront *wf);
79  void scheduleDispatch();
80  void dispatch(HSAQueueEntry *task);
81  HSAQueueEntry* hsaTask(int disp_id);
82 
83  private:
87  std::unordered_map<int, HSAQueueEntry*> hsaQueueEntries;
88  // list of kernel_ids to launch
89  std::queue<int> execIds;
90  // list of kernel_ids that have finished
91  std::queue<int> doneIds;
92  // is there a kernel in execution?
94  /*statistics*/
97 };
98 
99 #endif // __GPU_COMPUTE_DISPATCHER_HH__
GPUDispatcher::numKernelLaunched
Stats::Scalar numKernelLaunched
Definition: dispatcher.hh:95
GPUDispatcher::gpuCmdProc
GPUCommandProcessor * gpuCmdProc
Definition: dispatcher.hh:85
GPUCommandProcessor
Definition: gpu_command_processor.hh:57
GPUDispatcher::regStats
void regStats() override
Callback to set stat parameters.
Definition: dispatcher.cc:61
Shader
Definition: shader.hh:87
GPUDispatcher::~GPUDispatcher
~GPUDispatcher()
Definition: dispatcher.cc:56
GPUDispatcher::execIds
std::queue< int > execIds
Definition: dispatcher.hh:89
GPUDispatcher::exec
void exec()
Definition: dispatcher.cc:144
GPUDispatcher::isReachingKernelEnd
bool isReachingKernelEnd(Wavefront *wf)
Definition: dispatcher.cc:232
GPUDispatcher::hsaTask
HSAQueueEntry * hsaTask(int disp_id)
Definition: dispatcher.cc:76
HSAQueueEntry
Definition: hsa_queue_entry.hh:60
GPUDispatcher::cyclesWaitingForDispatch
Stats::Scalar cyclesWaitingForDispatch
Definition: dispatcher.hh:96
GPUDispatcher::GPUDispatcher
GPUDispatcher(const Params *p)
Definition: dispatcher.cc:47
GPUDispatcher
Definition: dispatcher.hh:60
EventFunctionWrapper
Definition: eventq.hh:1101
Stats::Scalar
This is a simple scalar statistic, like a counter.
Definition: statistics.hh:2533
GPUDispatcher::notifyWgCompl
void notifyWgCompl(Wavefront *wf)
When an end program instruction detects that the last WF in a WG has completed it will call this meth...
Definition: dispatcher.cc:301
cp
Definition: cprintf.cc:40
sim_object.hh
GPUDispatcher::dispatch
void dispatch(HSAQueueEntry *task)
After all relevant HSA data structures have been traversed/extracted from memory by the CP,...
Definition: dispatcher.cc:127
GPUDispatcher::updateInvCounter
void updateInvCounter(int kern_id, int val=-1)
update the counter of oustanding inv requests for the kernel kern_id: kernel id val: +1/-1,...
Definition: dispatcher.cc:252
statistics.hh
GPUDispatcher::dispatchActive
bool dispatchActive
Definition: dispatcher.hh:93
GPUDispatcher::scheduleDispatch
void scheduleDispatch()
Definition: dispatcher.cc:357
GPUDispatcher::setCommandProcessor
void setCommandProcessor(GPUCommandProcessor *gpu_cmd_proc)
Definition: dispatcher.cc:83
GPUDispatcher::shader
Shader * shader
Definition: dispatcher.hh:84
hsa_packet.hh
GPUDispatcher::unserialize
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: dispatcher.cc:106
GPUDispatcher::doneIds
std::queue< int > doneIds
Definition: dispatcher.hh:91
X86ISA::val
Bitfield< 63 > val
Definition: misc.hh:769
GPUDispatcher::tickEvent
EventFunctionWrapper tickEvent
Definition: dispatcher.hh:86
GPUDispatcher::Params
GPUDispatcherParams Params
Definition: dispatcher.hh:63
GPUDispatcher::hsaQueueEntries
std::unordered_map< int, HSAQueueEntry * > hsaQueueEntries
Definition: dispatcher.hh:87
Wavefront
Definition: wavefront.hh:57
GPUDispatcher::getOutstandingWbs
int getOutstandingWbs(int kern_id)
get kernel's outstanding cache writeback requests
Definition: dispatcher.cc:286
GPUDispatcher::setShader
void setShader(Shader *new_shader)
Definition: dispatcher.cc:89
CheckpointOut
std::ostream CheckpointOut
Definition: serialize.hh:63
GPUDispatcher::serialize
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: dispatcher.cc:95
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
CheckpointIn
Definition: serialize.hh:67
GPUDispatcher::updateWbCounter
bool updateWbCounter(int kern_id, int val=-1)
update the counter of oustanding wb requests for the kernel kern_id: kernel id val: +1/-1,...
Definition: dispatcher.cc:272
SimObject
Abstract superclass for simulation objects.
Definition: sim_object.hh:92

Generated on Wed Sep 30 2020 14:02:12 for gem5 by doxygen 1.8.17