Go to the documentation of this file.
40 : numVectorALUs(
p->num_SIMDs), computeUnit(cu),
41 _name(cu.
name() +
".FetchStage")
75 safe_cast<ComputeUnit::SQCPort::SenderState*>(pkt->
senderState);
79 const unsigned num_instructions = pkt->
req->getSize() /
83 uint32_t simdId = wavefront->
simdId;
98 .
name(
name() +
".inst_fetch_instr_returned")
99 .
desc(
"For each instruction fetch request recieved record how many "
100 "instructions you got from it")
Stats::Distribution instFetchInstReturned
RequestPtr req
A pointer to the original request.
FetchStage(const ComputeUnitParams *p, ComputeUnit &cu)
std::vector< std::vector< Wavefront * > > wfList
std::vector< FetchUnit > _fetchUnit
Derived & name(const std::string &name)
Set the name and marks this stat to print at the end of simulation.
const std::string & name()
const std::string & name() const
Distribution & init(Counter min, Counter max, Counter bkt)
Set the parameters of this distribution.
ComputeUnit & computeUnit
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
void sample(const U &v, int n=1)
Add a value to the distribtion n times.
void fetch(PacketPtr pkt, Wavefront *wave)
void processFetchReturn(PacketPtr pkt)
uint64_t RawMachInst
used to represnt a GPU inst in its raw format.
SenderState * senderState
This packet's sender state.
Derived & desc(const std::string &_desc)
Set the description and marks this stat to print at the end of simulation.
Generated on Wed Sep 30 2020 14:02:12 for gem5 by doxygen 1.8.17