gem5  v20.1.0.0
fetch_stage.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014-2015 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  */
33 
35 
37 #include "gpu-compute/wavefront.hh"
38 
39 FetchStage::FetchStage(const ComputeUnitParams* p, ComputeUnit &cu)
40  : numVectorALUs(p->num_SIMDs), computeUnit(cu),
41  _name(cu.name() + ".FetchStage")
42 {
43  for (int j = 0; j < numVectorALUs; ++j) {
44  FetchUnit newFetchUnit(p, cu);
45  _fetchUnit.push_back(newFetchUnit);
46  }
47 }
48 
50 {
51  _fetchUnit.clear();
52 }
53 
54 void
56 {
57  for (int j = 0; j < numVectorALUs; ++j) {
58  _fetchUnit[j].bindWaveList(&computeUnit.wfList[j]);
59  _fetchUnit[j].init();
60  }
61 }
62 
63 void
65 {
66  for (int j = 0; j < numVectorALUs; ++j) {
67  _fetchUnit[j].exec();
68  }
69 }
70 
71 void
73 {
74  ComputeUnit::SQCPort::SenderState *sender_state =
75  safe_cast<ComputeUnit::SQCPort::SenderState*>(pkt->senderState);
76 
77  Wavefront *wavefront = sender_state->wavefront;
78 
79  const unsigned num_instructions = pkt->req->getSize() /
80  sizeof(TheGpuISA::RawMachInst);
81 
82  instFetchInstReturned.sample(num_instructions);
83  uint32_t simdId = wavefront->simdId;
84  _fetchUnit[simdId].processFetchReturn(pkt);
85 }
86 
87 void
89 {
90  _fetchUnit[wavefront->simdId].fetch(pkt, wavefront);
91 }
92 
93 void
95 {
97  .init(1, 32, 1)
98  .name(name() + ".inst_fetch_instr_returned")
99  .desc("For each instruction fetch request recieved record how many "
100  "instructions you got from it")
101  ;
102 }
FetchStage::~FetchStage
~FetchStage()
Definition: fetch_stage.cc:49
FetchStage::instFetchInstReturned
Stats::Distribution instFetchInstReturned
Definition: fetch_stage.hh:64
fetch_stage.hh
compute_unit.hh
ComputeUnit::SQCPort::SenderState::wavefront
Wavefront * wavefront
Definition: compute_unit.hh:757
Packet::req
RequestPtr req
A pointer to the original request.
Definition: packet.hh:340
FetchStage::FetchStage
FetchStage(const ComputeUnitParams *p, ComputeUnit &cu)
Definition: fetch_stage.cc:39
FetchStage::numVectorALUs
int numVectorALUs
Definition: fetch_stage.hh:68
wavefront.hh
ComputeUnit
Definition: compute_unit.hh:198
ArmISA::j
Bitfield< 24 > j
Definition: miscregs_types.hh:54
FetchStage::init
void init()
Definition: fetch_stage.cc:55
FetchUnit
Definition: fetch_unit.hh:49
ComputeUnit::wfList
std::vector< std::vector< Wavefront * > > wfList
Definition: compute_unit.hh:288
FetchStage::_fetchUnit
std::vector< FetchUnit > _fetchUnit
Definition: fetch_stage.hh:73
FetchStage::exec
void exec()
Definition: fetch_stage.cc:64
Wavefront::simdId
const int simdId
Definition: wavefront.hh:92
Stats::DataWrap::name
Derived & name(const std::string &name)
Set the name and marks this stat to print at the end of simulation.
Definition: statistics.hh:274
name
const std::string & name()
Definition: trace.cc:50
FetchStage::name
const std::string & name() const
Definition: fetch_stage.hh:62
Stats::Distribution::init
Distribution & init(Counter min, Counter max, Counter bkt)
Set the parameters of this distribution.
Definition: statistics.hh:2634
Wavefront
Definition: wavefront.hh:57
FetchStage::computeUnit
ComputeUnit & computeUnit
Definition: fetch_stage.hh:69
Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:257
Stats::DistBase::sample
void sample(const U &v, int n=1)
Add a value to the distribtion n times.
Definition: statistics.hh:1924
FetchStage::fetch
void fetch(PacketPtr pkt, Wavefront *wave)
Definition: fetch_stage.cc:88
FetchStage::regStats
void regStats()
Definition: fetch_stage.cc:94
FetchStage::processFetchReturn
void processFetchReturn(PacketPtr pkt)
Definition: fetch_stage.cc:72
Gcn3ISA::RawMachInst
uint64_t RawMachInst
used to represnt a GPU inst in its raw format.
Definition: gpu_types.hh:43
Packet::senderState
SenderState * senderState
This packet's sender state.
Definition: packet.hh:508
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
Stats::DataWrap::desc
Derived & desc(const std::string &_desc)
Set the description and marks this stat to print at the end of simulation.
Definition: statistics.hh:307
ComputeUnit::SQCPort::SenderState
Definition: compute_unit.hh:755

Generated on Wed Sep 30 2020 14:02:12 for gem5 by doxygen 1.8.17