gem5  v20.1.0.0
utility.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2003-2005 The Regents of The University of Michigan
3  * Copyright (c) 2007-2008 The Florida State University
4  * Copyright (c) 2009 The University of Edinburgh
5  * All rights reserved.
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are
9  * met: redistributions of source code must retain the above copyright
10  * notice, this list of conditions and the following disclaimer;
11  * redistributions in binary form must reproduce the above copyright
12  * notice, this list of conditions and the following disclaimer in the
13  * documentation and/or other materials provided with the distribution;
14  * neither the name of the copyright holders nor the names of its
15  * contributors may be used to endorse or promote products derived from
16  * this software without specific prior written permission.
17  *
18  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
19  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
20  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
21  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
22  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
23  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
24  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
25  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
26  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
27  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
28  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29  */
30 
31 #include "arch/power/utility.hh"
32 
33 #include "base/logging.hh"
34 
35 namespace PowerISA {
36 
37 void
39 {
40  // First loop through the integer registers.
41  for (int i = 0; i < NumIntRegs; ++i)
42  dest->setIntReg(i, src->readIntReg(i));
43 
44  // Then loop through the floating point registers.
45  for (int i = 0; i < NumFloatRegs; ++i)
46  dest->setFloatReg(i, src->readFloatReg(i));
47 
48  // Would need to add condition-code regs if implemented
49  assert(NumCCRegs == 0);
50 
51  // Copy misc. registers
52  copyMiscRegs(src, dest);
53 
54  // Lastly copy PC/NPC
55  dest->pcState(src->pcState());
56 }
57 
58 uint64_t
59 getArgument(ThreadContext *tc, int &number, uint16_t size, bool fp)
60 {
61  panic("getArgument not implemented for POWER.\n");
62  return 0;
63 }
64 
65 } // namespace PowerISA
utility.hh
ArmISA::fp
Bitfield< 19, 16 > fp
Definition: miscregs_types.hh:173
ArmISA::i
Bitfield< 7 > i
Definition: miscregs_types.hh:63
ThreadContext::setIntReg
virtual void setIntReg(RegIndex reg_idx, RegVal val)=0
PowerISA::NumCCRegs
const int NumCCRegs
Definition: registers.hh:78
ThreadContext::readFloatReg
virtual RegVal readFloatReg(RegIndex reg_idx) const =0
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:88
PowerISA
Definition: decoder.cc:31
PowerISA::copyMiscRegs
static void copyMiscRegs(ThreadContext *src, ThreadContext *dest)
Definition: utility.hh:51
PowerISA::copyRegs
void copyRegs(ThreadContext *src, ThreadContext *dest)
Definition: utility.cc:38
ThreadContext::pcState
virtual TheISA::PCState pcState() const =0
ThreadContext::setFloatReg
virtual void setFloatReg(RegIndex reg_idx, RegVal val)=0
PowerISA::NumIntRegs
const int NumIntRegs
Definition: registers.hh:72
logging.hh
PowerISA::getArgument
uint64_t getArgument(ThreadContext *tc, int &number, uint16_t size, bool fp)
Definition: utility.cc:59
ThreadContext::readIntReg
virtual RegVal readIntReg(RegIndex reg_idx) const =0
PowerISA::NumFloatRegs
const int NumFloatRegs
Definition: registers.hh:73
panic
#define panic(...)
This implements a cprintf based panic() function.
Definition: logging.hh:171

Generated on Wed Sep 30 2020 14:02:01 for gem5 by doxygen 1.8.17