gem5
v20.1.0.0
arch
power
utility.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2003-2005 The Regents of The University of Michigan
3
* Copyright (c) 2007-2008 The Florida State University
4
* Copyright (c) 2009 The University of Edinburgh
5
* All rights reserved.
6
*
7
* Redistribution and use in source and binary forms, with or without
8
* modification, are permitted provided that the following conditions are
9
* met: redistributions of source code must retain the above copyright
10
* notice, this list of conditions and the following disclaimer;
11
* redistributions in binary form must reproduce the above copyright
12
* notice, this list of conditions and the following disclaimer in the
13
* documentation and/or other materials provided with the distribution;
14
* neither the name of the copyright holders nor the names of its
15
* contributors may be used to endorse or promote products derived from
16
* this software without specific prior written permission.
17
*
18
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
19
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
20
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
21
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
22
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
23
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
24
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
25
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
26
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
27
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
28
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29
*/
30
31
#ifndef __ARCH_POWER_UTILITY_HH__
32
#define __ARCH_POWER_UTILITY_HH__
33
34
#include "
base/types.hh
"
35
#include "
cpu/static_inst.hh
"
36
#include "
cpu/thread_context.hh
"
37
38
namespace
PowerISA
{
39
40
inline
PCState
41
buildRetPC
(
const
PCState
&curPC,
const
PCState
&callPC)
42
{
43
PCState
retPC = callPC;
44
retPC.advance();
45
return
retPC;
46
}
47
48
void
copyRegs
(
ThreadContext
*src,
ThreadContext
*dest);
49
50
static
inline
void
51
copyMiscRegs
(
ThreadContext
*src,
ThreadContext
*dest)
52
{
53
}
54
55
inline
void
56
advancePC
(
PCState
&
pc
,
const
StaticInstPtr
&inst)
57
{
58
pc
.advance();
59
}
60
61
uint64_t
getArgument
(
ThreadContext
*tc,
int
&number, uint16_t size,
bool
fp
);
62
63
static
inline
bool
64
inUserMode
(
ThreadContext
*tc)
65
{
66
return
0;
67
}
68
69
inline
uint64_t
70
getExecutingAsid
(
ThreadContext
*tc)
71
{
72
return
0;
73
}
74
75
}
// namespace PowerISA
76
77
78
#endif // __ARCH_POWER_UTILITY_HH__
ArmISA::fp
Bitfield< 19, 16 > fp
Definition:
miscregs_types.hh:173
PowerISA::inUserMode
static bool inUserMode(ThreadContext *tc)
Definition:
utility.hh:64
PowerISA::advancePC
void advancePC(PCState &pc, const StaticInstPtr &inst)
Definition:
utility.hh:56
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition:
thread_context.hh:88
PowerISA
Definition:
decoder.cc:31
MipsISA::pc
Bitfield< 4 > pc
Definition:
pra_constants.hh:240
PowerISA::buildRetPC
PCState buildRetPC(const PCState &curPC, const PCState &callPC)
Definition:
utility.hh:41
static_inst.hh
PowerISA::copyMiscRegs
static void copyMiscRegs(ThreadContext *src, ThreadContext *dest)
Definition:
utility.hh:51
PowerISA::copyRegs
void copyRegs(ThreadContext *src, ThreadContext *dest)
Definition:
utility.cc:38
MipsISA::PCState
GenericISA::DelaySlotPCState< MachInst > PCState
Definition:
types.hh:41
types.hh
PowerISA::getExecutingAsid
uint64_t getExecutingAsid(ThreadContext *tc)
Definition:
utility.hh:70
RefCountingPtr< StaticInst >
PowerISA::getArgument
uint64_t getArgument(ThreadContext *tc, int &number, uint16_t size, bool fp)
Definition:
utility.cc:59
thread_context.hh
Generated on Wed Sep 30 2020 14:02:01 for gem5 by
doxygen
1.8.17