gem5  v20.1.0.0
realview.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2009, 2014 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2004-2005 The Regents of The University of Michigan
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
45 #include "dev/arm/realview.hh"
46 
47 #include <deque>
48 #include <string>
49 #include <vector>
50 
51 #include "cpu/intr_control.hh"
52 #include "dev/arm/base_gic.hh"
53 #include "sim/system.hh"
54 
55 
57  : Platform(p), system(p->system), gic(nullptr)
58 {}
59 
60 void
62 {
63  warn_once("Don't know what interrupt to post for console.\n");
64  //panic("Need implementation\n");
65 }
66 
67 void
69 {
70  warn_once("Don't know what interrupt to clear for console.\n");
71  //panic("Need implementation\n");
72 }
73 
74 void
76 {
77  gic->sendInt(line);
78 }
79 
80 void
82 {
83  gic->clearInt(line);
84 }
85 
86 RealView *
87 RealViewParams::create()
88 {
89  return new RealView(this);
90 }
RealView
Definition: realview.hh:57
RealView::clearConsoleInt
void clearConsoleInt() override
Clear a posted CPU interrupt.
Definition: realview.cc:68
system.hh
warn_once
#define warn_once(...)
Definition: logging.hh:243
base_gic.hh
realview.hh
RealView::gic
BaseGic * gic
Definition: realview.hh:63
RealView::Params
RealViewParams Params
Definition: realview.hh:66
X86ISA::system
Bitfield< 15 > system
Definition: misc.hh:997
RealView::postPciInt
void postPciInt(int line) override
Cause the chipset to post a cpi interrupt to the CPU.
Definition: realview.cc:75
RealView::clearPciInt
void clearPciInt(int line) override
Clear a posted PCI->CPU interrupt.
Definition: realview.cc:81
Platform
Definition: platform.hh:49
BaseGic::sendInt
virtual void sendInt(uint32_t num)=0
Post an interrupt from a device that is connected to the GIC.
BaseGic::clearInt
virtual void clearInt(uint32_t num)=0
Clear an interrupt from a device that is connected to the GIC.
RealView::RealView
RealView(const Params *p)
Constructor for the Tsunami Class.
Definition: realview.cc:56
intr_control.hh
ArmISA::gic
Bitfield< 27, 24 > gic
Definition: miscregs_types.hh:171
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
RealView::postConsoleInt
void postConsoleInt() override
Cause the cpu to post a serial interrupt to the CPU.
Definition: realview.cc:61

Generated on Wed Sep 30 2020 14:02:10 for gem5 by doxygen 1.8.17