gem5  v20.1.0.0
timer_cpulocal.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2010-2011,2018 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __DEV_ARM_LOCALTIMER_HH__
39 #define __DEV_ARM_LOCALTIMER_HH__
40 
41 #include "base/bitunion.hh"
42 #include "dev/io_device.hh"
43 #include "params/CpuLocalTimer.hh"
44 
50 class BaseGic;
51 class ArmInterruptPin;
52 
54 {
55  protected:
56  class Timer : public Serializable
57  {
58 
59  public:
60  enum {
61  TimerLoadReg = 0x00,
71  Size = 0x38
72  };
73 
74  BitUnion32(TimerCtrl)
75  Bitfield<0> enable;
76  Bitfield<1> autoReload;
77  Bitfield<2> intEnable;
78  Bitfield<7,3> reserved;
79  Bitfield<15,8> prescalar;
80  EndBitUnion(TimerCtrl)
81 
82  BitUnion32(WatchdogCtrl)
83  Bitfield<0> enable;
84  Bitfield<1> autoReload;
85  Bitfield<2> intEnable;
86  Bitfield<3> watchdogMode;
87  Bitfield<7,4> reserved;
88  Bitfield<15,8> prescalar;
89  EndBitUnion(WatchdogCtrl)
90 
91  protected:
92  std::string _name;
93 
96 
100 
102  TimerCtrl timerControl;
103  WatchdogCtrl watchdogControl;
104 
111 
116 
118  uint32_t timerLoadValue;
120 
122  void timerAtZero();
124 
125  void watchdogAtZero();
127  public:
130  void restartTimerCounter(uint32_t val);
131  void restartWatchdogCounter(uint32_t val);
132 
133  Timer(const std::string &name,
134  CpuLocalTimer* _parent,
135  ArmInterruptPin* int_timer,
136  ArmInterruptPin* int_watchdog);
137 
138  std::string name() const { return _name; }
139 
141  void read(PacketPtr pkt, Addr daddr);
142 
144  void write(PacketPtr pkt, Addr daddr);
145 
146  void serialize(CheckpointOut &cp) const override;
147  void unserialize(CheckpointIn &cp) override;
148 
149  friend class CpuLocalTimer;
150  };
151 
154 
157 
158  public:
159  typedef CpuLocalTimerParams Params;
160  const Params *
161  params() const
162  {
163  return dynamic_cast<const Params *>(_params);
164  }
170 
172  void init() override;
173 
179  Tick read(PacketPtr pkt) override;
180 
186  Tick write(PacketPtr pkt) override;
187 
188  void serialize(CheckpointOut &cp) const override;
189  void unserialize(CheckpointIn &cp) override;
190 };
191 
192 
193 #endif // __DEV_ARM_SP804_HH__
194 
CpuLocalTimer::Timer::WatchdogIntStatusReg
@ WatchdogIntStatusReg
Definition: timer_cpulocal.hh:68
CpuLocalTimer::Timer::watchdogMode
Bitfield< 3 > watchdogMode
Definition: timer_cpulocal.hh:86
io_device.hh
CpuLocalTimer::Timer::watchdogAtZero
void watchdogAtZero()
Definition: timer_cpulocal.cc:323
CpuLocalTimer::unserialize
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: timer_cpulocal.cc:437
CpuLocalTimer::Timer::WatchdogResetStatusReg
@ WatchdogResetStatusReg
Definition: timer_cpulocal.hh:69
CpuLocalTimer::Timer::serialize
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: timer_cpulocal.cc:354
CpuLocalTimer::Timer::unserialize
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: timer_cpulocal.cc:390
CpuLocalTimer::Timer::timerControl
TimerCtrl timerControl
Control register as specified above.
Definition: timer_cpulocal.hh:102
CpuLocalTimer::Timer::write
void write(PacketPtr pkt, Addr daddr)
Handle write for a single timer.
Definition: timer_cpulocal.cc:186
CpuLocalTimer::Timer::Size
@ Size
Definition: timer_cpulocal.hh:71
Serializable
Basic support for object serialization.
Definition: serialize.hh:172
CpuLocalTimer::Timer::intTimer
ArmInterruptPin * intTimer
Interrupt to cause/clear.
Definition: timer_cpulocal.hh:98
Tick
uint64_t Tick
Tick count type.
Definition: types.hh:63
CpuLocalTimer::Timer::watchdogZeroEvent
EventFunctionWrapper watchdogZeroEvent
Definition: timer_cpulocal.hh:126
CpuLocalTimer::Timer::watchdogControl
WatchdogCtrl watchdogControl
Definition: timer_cpulocal.hh:103
CpuLocalTimer::Timer::prescalar
Bitfield< 15, 8 > prescalar
Definition: timer_cpulocal.hh:79
std::vector
STL vector class.
Definition: stl.hh:37
CpuLocalTimer::CpuLocalTimer
CpuLocalTimer(Params *p)
The constructor for RealView just registers itself with the MMU.
Definition: timer_cpulocal.cc:49
CpuLocalTimer::Timer::restartWatchdogCounter
void restartWatchdogCounter(uint32_t val)
Definition: timer_cpulocal.cc:281
CpuLocalTimer::Timer::watchdogLoadValue
uint32_t watchdogLoadValue
Definition: timer_cpulocal.hh:119
CpuLocalTimer::Timer::reserved
Bitfield< 7, 4 > reserved
Definition: timer_cpulocal.hh:87
CpuLocalTimer::init
void init() override
Inits the local timers.
Definition: timer_cpulocal.cc:55
EventFunctionWrapper
Definition: eventq.hh:1101
CpuLocalTimer::Timer::watchdogDisableReg
uint32_t watchdogDisableReg
Definition: timer_cpulocal.hh:110
CpuLocalTimer::Timer::reserved
Bitfield< 7, 3 > reserved
Definition: timer_cpulocal.hh:78
cp
Definition: cprintf.cc:40
CpuLocalTimer::read
Tick read(PacketPtr pkt) override
Handle a read to the device.
Definition: timer_cpulocal.cc:89
CpuLocalTimer
Definition: timer_cpulocal.hh:53
CpuLocalTimer::Timer::name
std::string name() const
Definition: timer_cpulocal.hh:138
CpuLocalTimer::Timer::WatchdogDisableReg
@ WatchdogDisableReg
Definition: timer_cpulocal.hh:70
CpuLocalTimer::Timer::autoReload
Bitfield< 1 > autoReload
Definition: timer_cpulocal.hh:76
bitunion.hh
CpuLocalTimer::Timer::pendingIntTimer
bool pendingIntTimer
If an interrupt is currently pending.
Definition: timer_cpulocal.hh:114
CpuLocalTimer::Timer::WatchdogControlReg
@ WatchdogControlReg
Definition: timer_cpulocal.hh:67
CpuLocalTimer::write
Tick write(PacketPtr pkt) override
Handle a write to the device.
Definition: timer_cpulocal.cc:167
CpuLocalTimer::Timer::EndBitUnion
EndBitUnion(TimerCtrl) BitUnion32(WatchdogCtrl) Bitfield< 0 > enable
X86ISA::val
Bitfield< 63 > val
Definition: misc.hh:769
CpuLocalTimer::Timer::timerLoadValue
uint32_t timerLoadValue
Value to load into counters when periodic mode reaches 0.
Definition: timer_cpulocal.hh:118
CpuLocalTimer::Timer::rawIntWatchdog
bool rawIntWatchdog
Definition: timer_cpulocal.hh:108
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
CpuLocalTimer::Timer::TimerIntStatusReg
@ TimerIntStatusReg
Definition: timer_cpulocal.hh:64
CpuLocalTimer::Params
CpuLocalTimerParams Params
Definition: timer_cpulocal.hh:159
CpuLocalTimer::Timer::timerZeroEvent
EventFunctionWrapper timerZeroEvent
Definition: timer_cpulocal.hh:123
CpuLocalTimer::Timer::BitUnion32
BitUnion32(TimerCtrl) Bitfield< 0 > enable
CpuLocalTimer::Timer::rawResetWatchdog
bool rawResetWatchdog
Definition: timer_cpulocal.hh:109
CpuLocalTimer::Timer::TimerLoadReg
@ TimerLoadReg
Definition: timer_cpulocal.hh:61
CpuLocalTimer::Timer::intWatchdog
ArmInterruptPin * intWatchdog
Definition: timer_cpulocal.hh:99
BaseGic
Definition: base_gic.hh:62
SimObject::_params
const SimObjectParams * _params
Cached copy of the object parameters.
Definition: sim_object.hh:110
CpuLocalTimer::Timer::intEnable
Bitfield< 2 > intEnable
Definition: timer_cpulocal.hh:77
CpuLocalTimer::Timer::restartTimerCounter
void restartTimerCounter(uint32_t val)
Restart the counter ticking at val.
Definition: timer_cpulocal.cc:263
CpuLocalTimer::Timer::TimerCounterReg
@ TimerCounterReg
Definition: timer_cpulocal.hh:62
X86ISA::enable
Bitfield< 11 > enable
Definition: misc.hh:1051
Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:257
BasicPioDevice
Definition: io_device.hh:150
ArmInterruptPin
Generic representation of an Arm interrupt pin.
Definition: base_gic.hh:176
CpuLocalTimer::Timer::TimerControlReg
@ TimerControlReg
Definition: timer_cpulocal.hh:63
CpuLocalTimer::params
const Params * params() const
Definition: timer_cpulocal.hh:161
CpuLocalTimer::Timer::read
void read(PacketPtr pkt, Addr daddr)
Handle read for a single timer.
Definition: timer_cpulocal.cc:109
CpuLocalTimer::gic
BaseGic * gic
Pointer to the GIC for causing an interrupt.
Definition: timer_cpulocal.hh:153
CheckpointOut
std::ostream CheckpointOut
Definition: serialize.hh:63
CpuLocalTimer::Timer
Definition: timer_cpulocal.hh:56
CpuLocalTimer::Timer::WatchdogCounterReg
@ WatchdogCounterReg
Definition: timer_cpulocal.hh:66
CpuLocalTimer::Timer::pendingIntWatchdog
bool pendingIntWatchdog
Definition: timer_cpulocal.hh:115
CpuLocalTimer::Timer::rawIntTimer
bool rawIntTimer
If timer has caused an interrupt.
Definition: timer_cpulocal.hh:107
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
CheckpointIn
Definition: serialize.hh:67
CpuLocalTimer::Timer::timerAtZero
void timerAtZero()
Called when the counter reaches 0.
Definition: timer_cpulocal.cc:300
CpuLocalTimer::localTimer
std::vector< std::unique_ptr< Timer > > localTimer
Timers that do the actual work.
Definition: timer_cpulocal.hh:156
CpuLocalTimer::serialize
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: timer_cpulocal.cc:430
CpuLocalTimer::Timer::parent
EndBitUnion(WatchdogCtrl) protected CpuLocalTimer * parent
Pointer to parent class.
Definition: timer_cpulocal.hh:89
CpuLocalTimer::Timer::WatchdogLoadReg
@ WatchdogLoadReg
Definition: timer_cpulocal.hh:65
CpuLocalTimer::Timer::Timer
Timer(const std::string &name, CpuLocalTimer *_parent, ArmInterruptPin *int_timer, ArmInterruptPin *int_watchdog)
Definition: timer_cpulocal.cc:73

Generated on Wed Sep 30 2020 14:02:10 for gem5 by doxygen 1.8.17