gem5  v20.1.0.0
translating_port_proxy.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2011,2013 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2006 The Regents of The University of Michigan
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
47 
48 #include "base/chunk_generator.hh"
49 #include "cpu/base.hh"
50 #include "cpu/thread_context.hh"
51 #include "sim/system.hh"
52 
54  ThreadContext *tc, Request::Flags _flags) :
55  PortProxy(tc->getCpuPtr()->getSendFunctional(),
56  tc->getSystemPtr()->cacheLineSize()), _tc(tc),
57  pageBytes(tc->getSystemPtr()->getPageBytes()),
58  flags(_flags)
59 {}
60 
61 bool
63 {
64  BaseTLB *dtb = _tc->getDTBPtr();
65  BaseTLB *itb = _tc->getDTBPtr();
66  return dtb->translateFunctional(req, _tc, mode) == NoFault ||
68 }
69 
70 bool
72 {
73  // If at first this doesn't succeed, try to fixup and translate again. If
74  // it still fails, report failure.
75  return tryTLBsOnce(req, mode) ||
76  (fixupAddr(req->getVaddr(), mode) && tryTLBsOnce(req, mode));
77 }
78 
79 bool
81 {
82  for (ChunkGenerator gen(addr, size, pageBytes); !gen.done();
83  gen.next())
84  {
85  auto req = std::make_shared<Request>(
86  gen.addr(), gen.size(), flags, Request::funcRequestorId, 0,
87  _tc->contextId());
88 
89  if (!tryTLBs(req, BaseTLB::Read))
90  return false;
91 
93  req->getPaddr(), req->getFlags(), p, gen.size());
94 
95  p = static_cast<uint8_t *>(p) + gen.size();
96  }
97  return true;
98 }
99 
100 bool
102  Addr addr, const void *p, int size) const
103 {
104  for (ChunkGenerator gen(addr, size, pageBytes); !gen.done();
105  gen.next())
106  {
107  auto req = std::make_shared<Request>(
108  gen.addr(), gen.size(), flags, Request::funcRequestorId, 0,
109  _tc->contextId());
110 
111  if (!tryTLBs(req, BaseTLB::Write))
112  return false;
113 
115  req->getPaddr(), req->getFlags(), p, gen.size());
116  p = static_cast<const uint8_t *>(p) + gen.size();
117  }
118  return true;
119 }
120 
121 bool
122 TranslatingPortProxy::tryMemsetBlob(Addr address, uint8_t v, int size) const
123 {
124  for (ChunkGenerator gen(address, size, pageBytes); !gen.done();
125  gen.next())
126  {
127  auto req = std::make_shared<Request>(
128  gen.addr(), gen.size(), flags, Request::funcRequestorId, 0,
129  _tc->contextId());
130 
131  if (!tryTLBs(req, BaseTLB::Write))
132  return false;
133 
135  req->getPaddr(), req->getFlags(), v, gen.size());
136  }
137  return true;
138 }
TranslatingPortProxy::_tc
ThreadContext * _tc
Definition: translating_port_proxy.hh:62
system.hh
BaseTLB::Read
@ Read
Definition: tlb.hh:57
TranslatingPortProxy::tryMemsetBlob
bool tryMemsetBlob(Addr address, uint8_t v, int size) const override
Fill size bytes starting at addr with byte value val.
Definition: translating_port_proxy.cc:122
Flags< FlagsType >
translating_port_proxy.hh
BaseTLB::Mode
Mode
Definition: tlb.hh:57
PortProxy::writeBlobPhys
void writeBlobPhys(Addr addr, Request::Flags flags, const void *p, int size) const
Write size bytes from p to physical address.
Definition: port_proxy.cc:60
TranslatingPortProxy::flags
Request::Flags flags
Definition: translating_port_proxy.hh:65
RequestPtr
std::shared_ptr< Request > RequestPtr
Definition: request.hh:82
TranslatingPortProxy::fixupAddr
virtual bool fixupAddr(Addr addr, BaseTLB::Mode mode) const
Definition: translating_port_proxy.hh:68
BaseTLB
Definition: tlb.hh:50
PortProxy::memsetBlobPhys
void memsetBlobPhys(Addr addr, Request::Flags flags, uint8_t v, int size) const
Fill size bytes starting at physical addr with byte value val.
Definition: port_proxy.cc:77
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:88
TranslatingPortProxy::TranslatingPortProxy
TranslatingPortProxy(ThreadContext *tc, Request::Flags _flags=0)
Definition: translating_port_proxy.cc:53
BaseTLB::translateFunctional
virtual Fault translateFunctional(const RequestPtr &req, ThreadContext *tc, Mode mode)
Definition: tlb.hh:96
ArmISA::mode
Bitfield< 4, 0 > mode
Definition: miscregs_types.hh:70
TranslatingPortProxy::tryReadBlob
bool tryReadBlob(Addr addr, void *p, int size) const override
Version of tryReadblob that translates virt->phys and deals with page boundries.
Definition: translating_port_proxy.cc:80
ThreadContext::contextId
virtual ContextID contextId() const =0
TranslatingPortProxy::pageBytes
const Addr pageBytes
Definition: translating_port_proxy.hh:63
TranslatingPortProxy::tryTLBs
bool tryTLBs(RequestPtr req, BaseTLB::Mode) const
Definition: translating_port_proxy.cc:71
TranslatingPortProxy::tryTLBsOnce
bool tryTLBsOnce(RequestPtr req, BaseTLB::Mode) const
Definition: translating_port_proxy.cc:62
PortProxy::readBlobPhys
void readBlobPhys(Addr addr, Request::Flags flags, void *p, int size) const
Fixed functionality for use in base classes.
Definition: port_proxy.cc:43
NoFault
constexpr decltype(nullptr) NoFault
Definition: types.hh:245
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
ChunkGenerator::done
bool done() const
Are we done? That is, did the last call to next() advance past the end of the region?
Definition: chunk_generator.hh:137
Request::funcRequestorId
@ funcRequestorId
This requestor id is used for functional requests that don't come from a particular device.
Definition: request.hh:248
BaseTLB::Write
@ Write
Definition: tlb.hh:57
PortProxy
This object is a proxy for a port or other object which implements the functional response protocol,...
Definition: port_proxy.hh:80
base.hh
TranslatingPortProxy::tryWriteBlob
bool tryWriteBlob(Addr addr, const void *p, int size) const override
Version of tryWriteBlob that translates virt->phys and deals with page boundries.
Definition: translating_port_proxy.cc:101
addr
ip6_addr_t addr
Definition: inet.hh:423
chunk_generator.hh
ChunkGenerator
This class takes an arbitrary memory region (address/length pair) and generates a series of appropria...
Definition: chunk_generator.hh:55
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
ArmISA::v
Bitfield< 28 > v
Definition: miscregs_types.hh:51
thread_context.hh
ThreadContext::getDTBPtr
virtual BaseTLB * getDTBPtr()=0

Generated on Wed Sep 30 2020 14:02:14 for gem5 by doxygen 1.8.17