gem5  v22.1.0.0
workload.hh
Go to the documentation of this file.
1 /*
2  * Copyright 2022 Google Inc.
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions are
6  * met: redistributions of source code must retain the above copyright
7  * notice, this list of conditions and the following disclaimer;
8  * redistributions in binary form must reproduce the above copyright
9  * notice, this list of conditions and the following disclaimer in the
10  * documentation and/or other materials provided with the distribution;
11  * neither the name of the copyright holders nor the names of its
12  * contributors may be used to endorse or promote products derived from
13  * this software without specific prior written permission.
14  *
15  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26  */
27 
28 #ifndef __ARCH_X86_BARE_METAL_WORKLOAD_HH__
29 #define __ARCH_X86_BARE_METAL_WORKLOAD_HH__
30 
32 #include "base/loader/symtab.hh"
33 #include "base/types.hh"
34 #include "cpu/thread_context.hh"
35 #include "params/X86BareMetalWorkload.hh"
36 #include "sim/workload.hh"
37 
38 namespace gem5
39 {
40 
41 namespace X86ISA
42 {
43 
45 {
46  public:
47  using Params = X86BareMetalWorkloadParams;
48  BareMetalWorkload(const Params &p);
49 
50  public:
51  void initState() override;
52 
53  Addr getEntry() const override { return 0; }
54  ByteOrder byteOrder() const override { return ByteOrder::little; }
55  loader::Arch getArch() const override { return loader::UnknownArch; }
56  const loader::SymbolTable &
57  symtab(ThreadContext *tc) override
58  {
59  static loader::SymbolTable sym_tab;
60  return sym_tab;
61  }
62 
63  bool
64  insertSymbol(const loader::Symbol &symbol) override
65  {
66  return false;
67  }
68 };
69 
70 } // namespace X86ISA
71 
72 } // namespace gem5
73 
74 #endif // __ARCH_X86_BARE_METAL_WORKLOAD_HH__
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,...
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Addr getEntry() const override
Definition: workload.hh:53
ByteOrder byteOrder() const override
Definition: workload.hh:54
X86BareMetalWorkloadParams Params
Definition: workload.hh:47
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: workload.cc:46
bool insertSymbol(const loader::Symbol &symbol) override
Definition: workload.hh:64
BareMetalWorkload(const Params &p)
Definition: workload.cc:42
const loader::SymbolTable & symtab(ThreadContext *tc) override
Definition: workload.hh:57
loader::Arch getArch() const override
Definition: workload.hh:55
Bitfield< 0 > p
Definition: pagetable.hh:151
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147

Generated on Wed Dec 21 2022 10:22:27 for gem5 by doxygen 1.9.1