gem5  v22.0.0.2
workload.cc
Go to the documentation of this file.
1 /*
2  * Copyright 2022 Google Inc.
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions are
6  * met: redistributions of source code must retain the above copyright
7  * notice, this list of conditions and the following disclaimer;
8  * redistributions in binary form must reproduce the above copyright
9  * notice, this list of conditions and the following disclaimer in the
10  * documentation and/or other materials provided with the distribution;
11  * neither the name of the copyright holders nor the names of its
12  * contributors may be used to endorse or promote products derived from
13  * this software without specific prior written permission.
14  *
15  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26  */
27 
29 
30 #include "arch/x86/faults.hh"
31 #include "arch/x86/pcstate.hh"
32 #include "cpu/thread_context.hh"
33 #include "params/X86BareMetalWorkload.hh"
34 #include "sim/system.hh"
35 
36 namespace gem5
37 {
38 
39 namespace X86ISA
40 {
41 
43 {}
44 
45 void
47 {
49 
50  for (auto *tc: system->threads) {
52 
53  if (tc->contextId() == 0) {
54  PCState pc = tc->pcState().as<PCState>();
55  // Don't start in the microcode ROM which would halt this CPU.
56  pc.upc(0);
57  pc.nupc(1);
58  tc->pcState(pc);
59  tc->activate();
60  } else {
61  // This is an application processor (AP). It should be initialized
62  // to look like only the BIOS POST has run on it and put then put
63  // it into a halted state.
64  tc->suspend();
65  }
66  }
67 }
68 
69 } // namespace X86ISA
70 
71 } // namespace gem5
workload.hh
gem5::X86ISA::pc
Bitfield< 19 > pc
Definition: misc.hh:805
pcstate.hh
gem5::SimObject::initState
virtual void initState()
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: sim_object.cc:94
system.hh
gem5::X86ISA::InitInterrupt
Definition: faults.hh:349
gem5::X86ISA::InitInterrupt::invoke
void invoke(ThreadContext *tc, const StaticInstPtr &inst=nullStaticInstPtr) override
Definition: faults.cc:182
faults.hh
gem5::X86ISA::BareMetalWorkload::BareMetalWorkload
BareMetalWorkload(const Params &p)
Definition: workload.cc:42
gem5::X86ISA::BareMetalWorkload::initState
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: workload.cc:46
gem5::Workload
Definition: workload.hh:49
gem5::X86ISA::BareMetalWorkload::Params
X86BareMetalWorkloadParams Params
Definition: workload.hh:47
gem5::System::threads
Threads threads
Definition: system.hh:314
gem5::X86ISA::PCState
Definition: pcstate.hh:50
gem5::X86ISA::p
Bitfield< 0 > p
Definition: pagetable.hh:151
gem5::Workload::system
System * system
Definition: workload.hh:80
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
thread_context.hh

Generated on Thu Jul 28 2022 13:32:25 for gem5 by doxygen 1.8.17