gem5  v22.0.0.2
gem5::X86ISA::TLB Member List

This is the complete list of members for gem5::X86ISA::TLB, including all inherited members.

_drainManagergem5::Drainableprivate
_drainStategem5::Drainablemutableprivate
_namegem5::Namedprivate
_nextLevelgem5::BaseTLBprotected
_objNameResolvergem5::SimObjectprivatestatic
_paramsgem5::SimObjectprotected
_typegem5::BaseTLBprotected
addStat(statistics::Info *info)gem5::statistics::Group
addStatGroup(const char *name, Group *block)gem5::statistics::Group
BaseTLB(const BaseTLBParams &p)gem5::BaseTLBinlineprotected
configAddressgem5::X86ISA::TLBprotected
currentSection()gem5::Serializablestatic
demapPage(Addr va, uint64_t asn) overridegem5::X86ISA::TLBvirtual
deschedule(Event &event)gem5::EventManagerinline
deschedule(Event *event)gem5::EventManagerinline
dmDrain()gem5::Drainableprivate
dmDrainResume()gem5::Drainableprivate
drain() overridegem5::SimObjectinlinevirtual
Drainable()gem5::Drainableprotected
drainResume()gem5::Drainableinlineprotectedvirtual
drainState() constgem5::Drainableinline
EntryList typedefgem5::X86ISA::TLBprotected
EventManager(EventManager &em)gem5::EventManagerinline
EventManager(EventManager *em)gem5::EventManagerinline
EventManager(EventQueue *eq)gem5::EventManagerinline
eventqgem5::EventManagerprotected
eventQueue() constgem5::EventManagerinline
evictLRU()gem5::X86ISA::TLB
finalizePhysical(const RequestPtr &req, ThreadContext *tc, BaseMMU::Mode mode) const overridegem5::X86ISA::TLBvirtual
find(const char *name)gem5::SimObjectstatic
flushAll() overridegem5::X86ISA::TLBvirtual
flushNonGlobal()gem5::X86ISA::TLB
freeListgem5::X86ISA::TLBprotected
generateCheckpointOut(const std::string &cpt_dir, std::ofstream &outstream)gem5::Serializablestatic
getPort(const std::string &if_name, PortID idx=InvalidPortID)gem5::SimObjectvirtual
getProbeManager()gem5::SimObject
getSimObjectResolver()gem5::SimObjectstatic
getStatGroups() constgem5::statistics::Group
getStats() constgem5::statistics::Group
getTableWalkerPort() overridegem5::X86ISA::TLBvirtual
getWalker()gem5::X86ISA::TLB
Group()=deletegem5::statistics::Group
Group(const Group &)=deletegem5::statistics::Group
Group(Group *parent, const char *name=nullptr)gem5::statistics::Group
init()gem5::SimObjectvirtual
initState()gem5::SimObjectvirtual
insert(Addr vpn, const TlbEntry &entry)gem5::X86ISA::TLB
loadState(CheckpointIn &cp)gem5::SimObjectvirtual
lookup(Addr va, bool update_lru=true)gem5::X86ISA::TLB
lookupIt(Addr va, bool update_lru=true)gem5::X86ISA::TLBprotected
lruSeqgem5::X86ISA::TLBprotected
m5opRangegem5::X86ISA::TLBprotected
memInvalidate()gem5::BaseTLBinlinevirtual
memWriteback()gem5::SimObjectinlinevirtual
mergedParentgem5::statistics::Groupprivate
mergedStatGroupsgem5::statistics::Groupprivate
mergeStatGroup(Group *block)gem5::statistics::Group
name() constgem5::Namedinlinevirtual
Named(const std::string &name_)gem5::Namedinline
nextLevel() constgem5::BaseTLBinline
nextSeq()gem5::X86ISA::TLBinline
notifyFork()gem5::Drainableinlinevirtual
operator=(const Group &)=deletegem5::statistics::Group
Params typedefgem5::X86ISA::TLB
params() constgem5::SimObjectinline
pathgem5::Serializableprivatestatic
preDumpStats()gem5::statistics::Groupvirtual
probeManagergem5::SimObjectprivate
regProbeListeners()gem5::SimObjectvirtual
regProbePoints()gem5::SimObjectvirtual
regStats()gem5::statistics::Groupvirtual
reschedule(Event &event, Tick when, bool always=false)gem5::EventManagerinline
reschedule(Event *event, Tick when, bool always=false)gem5::EventManagerinline
resetStats()gem5::statistics::Groupvirtual
resolveStat(std::string name) constgem5::statistics::Group
schedule(Event &event, Tick when)gem5::EventManagerinline
schedule(Event *event, Tick when)gem5::EventManagerinline
Serializable()gem5::Serializable
serialize(CheckpointOut &cp) const overridegem5::X86ISA::TLBvirtual
serializeAll(const std::string &cpt_dir)gem5::SimObjectstatic
serializeSection(CheckpointOut &cp, const char *name) constgem5::Serializable
serializeSection(CheckpointOut &cp, const std::string &name) constgem5::Serializableinline
setConfigAddress(uint32_t addr)gem5::X86ISA::TLB
setCurTick(Tick newVal)gem5::EventManagerinline
setSimObjectResolver(SimObjectResolver *resolver)gem5::SimObjectstatic
signalDrainDone() constgem5::Drainableinlineprotected
SimObject(const Params &p)gem5::SimObject
SimObjectList typedefgem5::SimObjectprivate
simObjectListgem5::SimObjectprivatestatic
sizegem5::X86ISA::TLBprotected
startup()gem5::SimObjectvirtual
statGroupsgem5::statistics::Groupprivate
statsgem5::X86ISA::TLBprotected
takeOverFrom(BaseTLB *otlb) overridegem5::X86ISA::TLBinlinevirtual
TLB(const Params &p)gem5::X86ISA::TLB
tlbgem5::X86ISA::TLBprotected
translate(const RequestPtr &req, ThreadContext *tc, BaseMMU::Translation *translation, BaseMMU::Mode mode, bool &delayedResponse, bool timing)gem5::X86ISA::TLBprotected
translateAtomic(const RequestPtr &req, ThreadContext *tc, BaseMMU::Mode mode) overridegem5::X86ISA::TLBvirtual
translateFunctional(const RequestPtr &req, ThreadContext *tc, BaseMMU::Mode mode) overridegem5::X86ISA::TLBvirtual
translateInt(bool read, RequestPtr req, ThreadContext *tc)gem5::X86ISA::TLBprotected
translateTiming(const RequestPtr &req, ThreadContext *tc, BaseMMU::Translation *translation, BaseMMU::Mode mode) overridegem5::X86ISA::TLBvirtual
triegem5::X86ISA::TLBprotected
type() constgem5::BaseTLBinline
unserialize(CheckpointIn &cp) overridegem5::X86ISA::TLBvirtual
unserializeSection(CheckpointIn &cp, const char *name)gem5::Serializable
unserializeSection(CheckpointIn &cp, const std::string &name)gem5::Serializableinline
wakeupEventQueue(Tick when=(Tick) -1)gem5::EventManagerinline
walkergem5::X86ISA::TLBprotected
Walker classgem5::X86ISA::TLBfriend
~Drainable()gem5::Drainableprotectedvirtual
~Group()gem5::statistics::Groupvirtual
~Named()=defaultgem5::Namedvirtual
~Serializable()gem5::Serializablevirtual
~SimObject()gem5::SimObjectvirtual

Generated on Thu Jul 28 2022 13:34:59 for gem5 by doxygen 1.8.17