gem5  v21.2.1.1
port_terminator.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2021 The Regents of the University of California.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  */
28 
29 #include "mem/port_terminator.hh"
30 
31 namespace gem5 {
32 
33 PortTerminator::PortTerminator(const PortTerminatorParams &params):
34  SimObject(params)
35 {
36  for (int i = 0; i < params.port_req_ports_connection_count; ++i) {
37  reqPorts.emplace_back(name() + ".req_ports" + std::to_string(i), this);
38  }
39  for (int j = 0; j < params.port_resp_ports_connection_count; ++j) {
40  reqPorts.emplace_back(name() + ".resp_ports" +
41  std::to_string(j), this);
42  }
43 }
44 
45 Port &
46 PortTerminator::getPort(const std::string &if_name, PortID idx)
47 {
48  if (if_name == "req_ports" && idx < reqPorts.size()) {
49  return reqPorts[idx];
50  } else if (if_name == "resp_ports" && idx < respPorts.size()) {
51  return respPorts[idx];
52  } else {
53  return SimObject::getPort(if_name, idx);
54  }
55 }
56 
57 }
gem5::PortID
int16_t PortID
Port index/ID type, and a symbolic name for an invalid port id.
Definition: types.hh:252
gem5::SimObject::getPort
virtual Port & getPort(const std::string &if_name, PortID idx=InvalidPortID)
Get a port with a given name and index.
Definition: sim_object.cc:126
gem5::PortTerminator::PortTerminator
PortTerminator(const PortTerminatorParams &params)
Definition: port_terminator.cc:33
gem5::PortTerminator::reqPorts
std::vector< ReqPort > reqPorts
Definition: port_terminator.hh:105
sc_dt::to_string
const std::string to_string(sc_enc enc)
Definition: sc_fxdefs.cc:91
gem5::ArmISA::i
Bitfield< 7 > i
Definition: misc_types.hh:67
gem5::ArmISA::j
Bitfield< 24 > j
Definition: misc_types.hh:57
gem5::Named::name
virtual std::string name() const
Definition: named.hh:47
gem5::SimObject::params
const Params & params() const
Definition: sim_object.hh:176
gem5::PortTerminator::getPort
Port & getPort(const std::string &if_name, PortID idx=InvalidPortID) override
Get a port with a given name and index.
Definition: port_terminator.cc:46
gem5::SimObject
Abstract superclass for simulation objects.
Definition: sim_object.hh:146
gem5::PortTerminator::respPorts
std::vector< RespPort > respPorts
Definition: port_terminator.hh:107
gem5::Port
Ports are used to interface objects to each other.
Definition: port.hh:61
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: tlb.cc:60
port_terminator.hh

Generated on Wed May 4 2022 12:14:01 for gem5 by doxygen 1.8.17