gem5  v21.2.0.0
pseudo_inst_abi.hh
Go to the documentation of this file.
1 /*
2  * Copyright 2021 Google Inc.
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions are
6  * met: redistributions of source code must retain the above copyright
7  * notice, this list of conditions and the following disclaimer;
8  * redistributions in binary form must reproduce the above copyright
9  * notice, this list of conditions and the following disclaimer in the
10  * documentation and/or other materials provided with the distribution;
11  * neither the name of the copyright holders nor the names of its
12  * contributors may be used to endorse or promote products derived from
13  * this software without specific prior written permission.
14  *
15  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26  */
27 
28 #ifndef __ARCH_SPARC_PSEUDO_INST_ABI_HH__
29 #define __ARCH_SPARC_PSEUDO_INST_ABI_HH__
30 
31 #include "arch/sparc/regs/int.hh"
32 #include "cpu/thread_context.hh"
33 #include "sim/guest_abi.hh"
34 
35 namespace gem5
36 {
37 
39 {
40  using State = int;
41 };
42 
43 GEM5_DEPRECATED_NAMESPACE(GuestABI, guest_abi);
44 namespace guest_abi
45 {
46 
47 template <typename T>
49 {
50  static void
51  store(ThreadContext *tc, const T &ret)
52  {
53  // This assumes that all pseudo ops have their return value set
54  // by the pseudo op instruction. This may need to be revisited if we
55  // modify the pseudo op ABI in util/m5/m5op_x86.S
57  }
58 };
59 
60 template <>
61 struct Argument<SparcPseudoInstABI, uint64_t>
62 {
63  static uint64_t
65  {
66  panic_if(state >= 6, "Too many psuedo inst arguments.");
67  return tc->readIntReg(SparcISA::INTREG_O0 + state++);
68  }
69 };
70 
71 } // namespace guest_abi
72 } // namespace gem5
73 
74 #endif // __ARCH_SPARC_PSEUDO_INST_ABI_HH__
gem5::ThreadContext::setIntReg
virtual void setIntReg(RegIndex reg_idx, RegVal val)=0
gem5::ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:94
int.hh
gem5::ThreadContext::readIntReg
virtual RegVal readIntReg(RegIndex reg_idx) const =0
gem5::GEM5_DEPRECATED_NAMESPACE
GEM5_DEPRECATED_NAMESPACE(GuestABI, guest_abi)
panic_if
#define panic_if(cond,...)
Conditional panic macro that checks the supplied condition and only panics if the condition is true a...
Definition: logging.hh:204
gem5::SparcISA::INTREG_O0
@ INTREG_O0
Definition: int.hh:46
guest_abi.hh
gem5::guest_abi::Result< SparcPseudoInstABI, T >::store
static void store(ThreadContext *tc, const T &ret)
Definition: pseudo_inst_abi.hh:51
gem5::SparcPseudoInstABI::State
int State
Definition: pseudo_inst_abi.hh:40
gem5::guest_abi::Argument
Definition: definition.hh:99
gem5::guest_abi::Result
Definition: definition.hh:64
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: tlb.cc:60
gem5::guest_abi::Argument< SparcPseudoInstABI, uint64_t >::get
static uint64_t get(ThreadContext *tc, SparcPseudoInstABI::State &state)
Definition: pseudo_inst_abi.hh:64
gem5::SparcPseudoInstABI
Definition: pseudo_inst_abi.hh:38
thread_context.hh

Generated on Tue Dec 21 2021 11:34:23 for gem5 by doxygen 1.8.17