gem5  v21.1.0.2
int.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2003-2005 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  */
28 
29 #ifndef __ARCH_SPARC_REGS_INT_HH__
30 #define __ARCH_SPARC_REGS_INT_HH__
31 
33 
34 namespace gem5
35 {
36 
37 namespace SparcISA
38 {
39 
40 // semantically meaningful register indices
41 enum {
42  // Globals
45  // Outputs
48  // Locals
51  // Inputs
54 
56 
66 
68 };
69 
70 // the rest of these depend on the ABI
71 const int ReturnAddressReg = INTREG_I7; // post call, precall is 15
72 const int ReturnValueReg = INTREG_O0; // Post return, 24 is pre-return.
75 
76 // Some OS syscall use a second register to return a second value
78 
79 const int NumIntRegs = (MaxGL + 1) * 8 + NWindows * 16 + NumMicroIntRegs;
80 
81 } // namespace SparcISA
82 } // namespace gem5
83 
84 #endif
gem5::SparcISA::INTREG_WSTATE
@ INTREG_WSTATE
Definition: int.hh:64
gem5::SparcISA::INTREG_L1
@ INTREG_L1
Definition: int.hh:49
gem5::SparcISA::INTREG_L6
@ INTREG_L6
Definition: int.hh:50
gem5::SparcISA::NumIntArchRegs
@ NumIntArchRegs
Definition: int.hh:55
gem5::SparcISA::INTREG_O7
@ INTREG_O7
Definition: int.hh:47
gem5::SparcISA::INTREG_I2
@ INTREG_I2
Definition: int.hh:52
gem5::SparcISA::INTREG_CANSAVE
@ INTREG_CANSAVE
Definition: int.hh:60
gem5::SparcISA::INTREG_O5
@ INTREG_O5
Definition: int.hh:47
gem5::SparcISA::INTREG_GSR
@ INTREG_GSR
Definition: int.hh:65
gem5::SparcISA::INTREG_CLEANWIN
@ INTREG_CLEANWIN
Definition: int.hh:62
gem5::SparcISA::INTREG_O3
@ INTREG_O3
Definition: int.hh:46
gem5::SparcISA::INTREG_O1
@ INTREG_O1
Definition: int.hh:46
gem5::SparcISA::FramePointerReg
const int FramePointerReg
Definition: int.hh:74
gem5::SparcISA::INTREG_I4
@ INTREG_I4
Definition: int.hh:53
gem5::SparcISA::NumIntRegs
const int NumIntRegs
Definition: int.hh:79
gem5::SparcISA::INTREG_L7
@ INTREG_L7
Definition: int.hh:50
gem5::SparcISA::INTREG_Y
@ INTREG_Y
Definition: int.hh:58
gem5::SparcISA::INTREG_CCR
@ INTREG_CCR
Definition: int.hh:59
gem5::SparcISA::NumMicroIntRegs
@ NumMicroIntRegs
Definition: int.hh:67
gem5::SparcISA::INTREG_UREG0
@ INTREG_UREG0
Definition: int.hh:57
gem5::SparcISA::INTREG_G5
@ INTREG_G5
Definition: int.hh:44
gem5::SparcISA::INTREG_O2
@ INTREG_O2
Definition: int.hh:46
gem5::SparcISA::INTREG_L2
@ INTREG_L2
Definition: int.hh:49
gem5::SparcISA::INTREG_I6
@ INTREG_I6
Definition: int.hh:53
gem5::SparcISA::INTREG_G4
@ INTREG_G4
Definition: int.hh:44
gem5::SparcISA::ReturnValueReg
const int ReturnValueReg
Definition: int.hh:72
gem5::SparcISA::INTREG_G7
@ INTREG_G7
Definition: int.hh:44
gem5::SparcISA::INTREG_OTHERWIN
@ INTREG_OTHERWIN
Definition: int.hh:63
gem5::SparcISA::INTREG_CANRESTORE
@ INTREG_CANRESTORE
Definition: int.hh:61
gem5::SparcISA::INTREG_G3
@ INTREG_G3
Definition: int.hh:43
gem5::SparcISA::INTREG_I1
@ INTREG_I1
Definition: int.hh:52
gem5::SparcISA::SyscallPseudoReturnReg
const int SyscallPseudoReturnReg
Definition: int.hh:77
gem5::SparcISA::ReturnAddressReg
const int ReturnAddressReg
Definition: int.hh:71
gem5::SparcISA::INTREG_L0
@ INTREG_L0
Definition: int.hh:49
gem5::SparcISA::INTREG_O6
@ INTREG_O6
Definition: int.hh:47
gem5::SparcISA::INTREG_G2
@ INTREG_G2
Definition: int.hh:43
gem5::SparcISA::INTREG_L4
@ INTREG_L4
Definition: int.hh:50
gem5::SparcISA::NWindows
const int NWindows
Definition: sparc_traits.hh:44
gem5::SparcISA::INTREG_L5
@ INTREG_L5
Definition: int.hh:50
gem5::SparcISA::INTREG_O0
@ INTREG_O0
Definition: int.hh:46
gem5::SparcISA::INTREG_G1
@ INTREG_G1
Definition: int.hh:43
gem5::SparcISA::INTREG_L3
@ INTREG_L3
Definition: int.hh:49
gem5::SparcISA::MaxGL
const int MaxGL
Definition: sparc_traits.hh:40
gem5::SparcISA::INTREG_G6
@ INTREG_G6
Definition: int.hh:44
gem5::SparcISA::INTREG_I0
@ INTREG_I0
Definition: int.hh:52
gem5::SparcISA::StackPointerReg
const int StackPointerReg
Definition: int.hh:73
gem5::SparcISA::INTREG_I7
@ INTREG_I7
Definition: int.hh:53
gem5::SparcISA::INTREG_G0
@ INTREG_G0
Definition: int.hh:43
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::SparcISA::INTREG_O4
@ INTREG_O4
Definition: int.hh:47
gem5::SparcISA::INTREG_I5
@ INTREG_I5
Definition: int.hh:53
sparc_traits.hh
gem5::SparcISA::INTREG_I3
@ INTREG_I3
Definition: int.hh:52

Generated on Tue Sep 21 2021 12:24:38 for gem5 by doxygen 1.8.17