gem5  v22.0.0.2
pcstate.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2007 The Hewlett-Packard Development Company
3  * All rights reserved.
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __ARCH_X86_PCSTATE_HH__
39 #define __ARCH_X86_PCSTATE_HH__
40 
41 #include "arch/generic/pcstate.hh"
42 #include "sim/serialize.hh"
43 
44 namespace gem5
45 {
46 
47 namespace X86ISA
48 {
49 
50 class PCState : public GenericISA::UPCState<8>
51 {
52  protected:
54 
55  uint8_t _size;
56 
57  public:
58  PCStateBase *clone() const override { return new PCState(*this); }
59 
60  void
61  update(const PCStateBase &other) override
62  {
63  Base::update(other);
64  auto &pcstate = other.as<PCState>();
65  _size = pcstate._size;
66  }
67 
68  void
70  {
71  Base::set(val);
72  _size = 0;
73  }
74 
75  PCState(const PCState &other) : Base(other), _size(other._size) {}
76  PCState &operator=(const PCState &other) = default;
77  PCState() {}
78  explicit PCState(Addr val) { set(val); }
79 
80  void
82  {
84  _size = 0;
85  }
86 
87  uint8_t size() const { return _size; }
88  void size(uint8_t newSize) { _size = newSize; }
89 
90  bool
91  branching() const override
92  {
93  return (this->npc() != this->pc() + size()) ||
94  (this->nupc() != this->upc() + 1);
95  }
96 
97  void
98  advance() override
99  {
100  Base::advance();
101  _size = 0;
102  }
103 
104  void
106  {
107  Base::uEnd();
108  _size = 0;
109  }
110 
111  void
112  serialize(CheckpointOut &cp) const override
113  {
114  Base::serialize(cp);
116  }
117 
118  void
119  unserialize(CheckpointIn &cp) override
120  {
121  Base::unserialize(cp);
123  }
124 };
125 
126 } // namespace X86ISA
127 } // namespace gem5
128 
129 #endif // __ARCH_X86_PCSTATE_HH__
gem5::GenericISA::PCStateWithNext::pc
Addr pc() const
Definition: pcstate.hh:263
gem5::X86ISA::PCState::advance
void advance() override
Definition: pcstate.hh:98
gem5::X86ISA::PCState::clone
PCStateBase * clone() const override
Definition: pcstate.hh:58
serialize.hh
UNSERIALIZE_SCALAR
#define UNSERIALIZE_SCALAR(scalar)
Definition: serialize.hh:575
gem5::X86ISA::PCState::_size
uint8_t _size
Definition: pcstate.hh:55
gem5::GenericISA::PCStateWithNext::setNPC
void setNPC(Addr val)
Definition: pcstate.hh:284
gem5::X86ISA::PCState::update
void update(const PCStateBase &other) override
Definition: pcstate.hh:61
gem5::PCStateBase::as
Target & as()
Definition: pcstate.hh:72
gem5::X86ISA::PCState::serialize
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: pcstate.hh:112
gem5::CheckpointIn
Definition: serialize.hh:68
gem5::GenericISA::PCStateWithNext::update
void update(const PCStateBase &other) override
Definition: pcstate.hh:296
gem5::GenericISA::UPCState
Definition: pcstate.hh:385
gem5::X86ISA::val
Bitfield< 63 > val
Definition: misc.hh:769
gem5::X86ISA::PCState::operator=
PCState & operator=(const PCState &other)=default
gem5::X86ISA::PCState::unserialize
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: pcstate.hh:119
gem5::X86ISA::PCState::uEnd
void uEnd()
Definition: pcstate.hh:105
gem5::X86ISA::PCState::PCState
PCState(Addr val)
Definition: pcstate.hh:78
gem5::GenericISA::PCStateWithNext::unserialize
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: pcstate.hh:321
gem5::GenericISA::PCStateWithNext::nupc
MicroPC nupc() const
Definition: pcstate.hh:272
gem5::X86ISA::PCState::size
void size(uint8_t newSize)
Definition: pcstate.hh:88
gem5::GenericISA::PCStateWithNext::npc
Addr npc() const
Definition: pcstate.hh:266
gem5::X86ISA::PCState::setNPC
void setNPC(Addr val)
Definition: pcstate.hh:81
gem5::X86ISA::PCState::size
uint8_t size() const
Definition: pcstate.hh:87
gem5::Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
SERIALIZE_SCALAR
#define SERIALIZE_SCALAR(scalar)
Definition: serialize.hh:568
gem5::GenericISA::PCStateWithNext::serialize
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: pcstate.hh:313
gem5::X86ISA::PCState::branching
bool branching() const override
Definition: pcstate.hh:91
pcstate.hh
gem5::GenericISA::PCStateWithNext
Definition: pcstate.hh:249
gem5::GenericISA::SimplePCState::set
void set(Addr val)
Force this PC to reflect a particular value, resetting all its other fields around it.
Definition: pcstate.hh:362
gem5::X86ISA::PCState
Definition: pcstate.hh:50
gem5::X86ISA::PCState::PCState
PCState(const PCState &other)
Definition: pcstate.hh:75
gem5::X86ISA::PCState::PCState
PCState()
Definition: pcstate.hh:77
gem5::CheckpointOut
std::ostream CheckpointOut
Definition: serialize.hh:66
gem5::X86ISA::PCState::set
void set(Addr val)
Definition: pcstate.hh:69
gem5::PCStateBase
Definition: pcstate.hh:57
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
gem5::GenericISA::PCStateWithNext::upc
MicroPC upc() const
Definition: pcstate.hh:269
gem5::GenericISA::SimplePCState::advance
void advance() override
Definition: pcstate.hh:376

Generated on Thu Jul 28 2022 13:32:24 for gem5 by doxygen 1.8.17