gem5  v20.0.0.0
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
iob.cc File Reference

This device implemetns the niagara I/O bridge chip. More...

#include "dev/sparc/iob.hh"
#include <cstring>
#include "arch/sparc/faults.hh"
#include "arch/sparc/interrupts.hh"
#include "arch/sparc/isa_traits.hh"
#include "base/bitfield.hh"
#include "base/trace.hh"
#include "cpu/intr_control.hh"
#include "cpu/thread_context.hh"
#include "debug/Iob.hh"
#include "dev/platform.hh"
#include "mem/packet_access.hh"
#include "mem/port.hh"
#include "sim/faults.hh"
#include "sim/system.hh"

Go to the source code of this file.

Detailed Description

This device implemetns the niagara I/O bridge chip.

It manages incomming interrupts and posts them to the CPU when needed. It holds mask registers and various status registers for CPUs to check what interrupts are pending as well as facilities to send IPIs to other cpus.

Definition in file iob.cc.


Generated on Thu May 28 2020 16:21:39 for gem5 by doxygen 1.8.13