gem5  v20.0.0.3
decoder.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2013-2014 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2012 Google
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
41 #ifndef __ARCH_ARM_DECODER_HH__
42 #define __ARCH_ARM_DECODER_HH__
43 
44 #include <cassert>
45 
46 #include "arch/arm/miscregs.hh"
47 #include "arch/arm/types.hh"
49 #include "base/types.hh"
50 #include "cpu/static_inst.hh"
51 #include "enums/DecoderFlavor.hh"
52 
53 namespace ArmISA
54 {
55 
56 class ISA;
57 class Decoder
58 {
59  protected:
60  //The extended machine instruction being generated
63  bool bigThumb;
64  bool instDone;
65  bool outOfBytes;
66  int offset;
67  bool foundIt;
68  ITSTATE itBits;
69 
70  int fpscrLen;
72 
77  int sveLen;
78 
79  Enums::DecoderFlavor decoderFlavor;
80 
83 
88  void process();
89 
94  void consumeBytes(int numBytes);
95 
96  public: // Decoder API
97  Decoder(ISA* isa = nullptr);
98 
100  void reset();
101 
109  bool needMoreBytes() const { return outOfBytes; }
110 
119  bool instReady() const { return instDone; }
120 
147  void moreBytes(const PCState &pc, Addr fetchPC, MachInst inst);
148 
161 
172  {
173  return defaultCache.decode(this, mach_inst, addr);
174  }
175 
189 
195  void takeOverFrom(Decoder *old) {}
196 
197 
198  public: // ARM-specific decoder state manipulation
199  void setContext(FPSCR fpscr)
200  {
201  fpscrLen = fpscr.len;
202  fpscrStride = fpscr.stride;
203  }
204 
205  void setSveLen(uint8_t len)
206  {
207  sveLen = len;
208  }
209 };
210 
211 } // namespace ArmISA
212 
213 #endif // __ARCH_ARM_DECODER_HH__
uint32_t MachInst
Definition: types.hh:52
uint64_t ExtMachInst
Definition: types.hh:39
ip6_addr_t addr
Definition: inet.hh:330
void consumeBytes(int numBytes)
Consume bytes by moving the offset into the data word and sanity check the results.
Definition: decoder.cc:143
void takeOverFrom(Decoder *old)
Take over the state from an old decoder when switching CPUs.
Definition: decoder.hh:195
Definition: ccregs.hh:41
int sveLen
SVE vector length, encoded in the same format as the ZCR_EL<x>.LEN bitfields.
Definition: decoder.hh:77
void process()
Pre-decode an instruction from the current state of the decoder.
Definition: decoder.cc:76
ITSTATE itBits
Definition: decoder.hh:68
MachInst data
Definition: decoder.hh:62
StaticInstPtr decodeInst(ExtMachInst mach_inst)
Decode a machine instruction without calling the cache.
Bitfield< 4 > pc
static GenericISA::BasicDecodeCache defaultCache
A cache of decoded instruction objects.
Definition: decoder.hh:82
bool outOfBytes
Definition: decoder.hh:65
bool instReady() const
Is an instruction ready to be decoded?
Definition: decoder.hh:119
Bitfield< 18, 16 > len
StaticInstPtr decode(ArmISA::PCState &pc)
Decode an instruction or fetch it from the code cache.
Definition: decoder.cc:171
StaticInstPtr decode(TheISA::Decoder *const decoder, TheISA::ExtMachInst mach_inst, Addr addr)
Decode a machine instruction.
Definition: decode_cache.cc:40
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t.
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:140
StaticInstPtr decode(ExtMachInst mach_inst, Addr addr)
Decode a pre-decoded machine instruction.
Definition: decoder.hh:171
bool needMoreBytes() const
Can the decoder accept more data?
Definition: decoder.hh:109
void moreBytes(const PCState &pc, Addr fetchPC, MachInst inst)
Feed data to the decoder.
Definition: decoder.cc:152
Decoder(ISA *isa=nullptr)
Definition: decoder.cc:55
void reset()
Reset the decoders internal state.
Definition: decoder.cc:65
ExtMachInst emi
Definition: decoder.hh:61
Enums::DecoderFlavor decoderFlavor
Definition: decoder.hh:79
GenericISA::DelaySlotPCState< MachInst > PCState
Definition: types.hh:41
void setContext(FPSCR fpscr)
Definition: decoder.hh:199
void setSveLen(uint8_t len)
Definition: decoder.hh:205

Generated on Fri Jul 3 2020 15:42:38 for gem5 by doxygen 1.8.13