gem5  v20.0.0.3
timer_cpulocal.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2010-2011,2018 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __DEV_ARM_LOCALTIMER_HH__
39 #define __DEV_ARM_LOCALTIMER_HH__
40 
41 #include "base/bitunion.hh"
42 #include "dev/io_device.hh"
43 #include "params/CpuLocalTimer.hh"
44 
50 class BaseGic;
51 class ArmInterruptPin;
52 
54 {
55  protected:
56  class Timer : public Serializable
57  {
58 
59  public:
60  enum {
61  TimerLoadReg = 0x00,
71  Size = 0x38
72  };
73 
74  BitUnion32(TimerCtrl)
75  Bitfield<0> enable;
76  Bitfield<1> autoReload;
77  Bitfield<2> intEnable;
78  Bitfield<7,3> reserved;
79  Bitfield<15,8> prescalar;
80  EndBitUnion(TimerCtrl)
81 
82  BitUnion32(WatchdogCtrl)
83  Bitfield<0> enable;
84  Bitfield<1> autoReload;
85  Bitfield<2> intEnable;
86  Bitfield<3> watchdogMode;
87  Bitfield<7,4> reserved;
88  Bitfield<15,8> prescalar;
89  EndBitUnion(WatchdogCtrl)
90 
91  protected:
92  std::string _name;
93 
96 
100 
102  TimerCtrl timerControl;
103  WatchdogCtrl watchdogControl;
104 
111 
116 
118  uint32_t timerLoadValue;
120 
122  void timerAtZero();
124 
125  void watchdogAtZero();
127  public:
130  void restartTimerCounter(uint32_t val);
131  void restartWatchdogCounter(uint32_t val);
132 
133  Timer(const std::string &name,
134  CpuLocalTimer* _parent,
135  ArmInterruptPin* int_timer,
136  ArmInterruptPin* int_watchdog);
137 
138  std::string name() const { return _name; }
139 
141  void read(PacketPtr pkt, Addr daddr);
142 
144  void write(PacketPtr pkt, Addr daddr);
145 
146  void serialize(CheckpointOut &cp) const override;
147  void unserialize(CheckpointIn &cp) override;
148 
149  friend class CpuLocalTimer;
150  };
151 
154 
157 
158  public:
159  typedef CpuLocalTimerParams Params;
160  const Params *
161  params() const
162  {
163  return dynamic_cast<const Params *>(_params);
164  }
169  CpuLocalTimer(Params *p);
170 
172  void init() override;
173 
179  Tick read(PacketPtr pkt) override;
180 
186  Tick write(PacketPtr pkt) override;
187 
188  void serialize(CheckpointOut &cp) const override;
189  void unserialize(CheckpointIn &cp) override;
190 };
191 
192 
193 #endif // __DEV_ARM_SP804_HH__
194 
BitUnion32(TimerCtrl) Bitfield< 0 > enable
void read(PacketPtr pkt, Addr daddr)
Handle read for a single timer.
ArmInterruptPin * intWatchdog
void restartTimerCounter(uint32_t val)
Restart the counter ticking at val.
bool pendingIntTimer
If an interrupt is currently pending.
EndBitUnion(TimerCtrl) BitUnion32(WatchdogCtrl) Bitfield< 0 > enable
Timer(const std::string &name, CpuLocalTimer *_parent, ArmInterruptPin *int_timer, ArmInterruptPin *int_watchdog)
Bitfield< 1 > autoReload
uint32_t timerLoadValue
Value to load into counters when periodic mode reaches 0.
Definition: cprintf.cc:40
const Params * params() const
EndBitUnion(WatchdogCtrl) protected CpuLocalTimer * parent
Pointer to parent class.
BaseGic * gic
Pointer to the GIC for causing an interrupt.
STL vector class.
Definition: stl.hh:37
EventFunctionWrapper timerZeroEvent
Bitfield< 63 > val
Definition: misc.hh:769
void serialize(CheckpointOut &cp) const override
Serialize an object.
CpuLocalTimerParams Params
friend class CpuLocalTimer
Bitfield< 11 > enable
Definition: misc.hh:1051
ArmInterruptPin * intTimer
Interrupt to cause/clear.
std::vector< std::unique_ptr< Timer > > localTimer
Timers that do the actual work.
TimerCtrl timerControl
Control register as specified above.
uint64_t Tick
Tick count type.
Definition: types.hh:61
void write(PacketPtr pkt, Addr daddr)
Handle write for a single timer.
Bitfield< 2 > intEnable
EventFunctionWrapper watchdogZeroEvent
Bitfield< 15, 8 > prescalar
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:140
bool rawIntTimer
If timer has caused an interrupt.
A Packet is used to encapsulate a transfer between two objects in the memory system (e...
Definition: packet.hh:249
Basic support for object serialization.
Definition: serialize.hh:166
Bitfield< 7, 3 > reserved
void restartWatchdogCounter(uint32_t val)
void timerAtZero()
Called when the counter reaches 0.
Bitfield< 3 > watchdogMode
void init() override
Inits the local timers.
Bitfield< 7, 4 > reserved
std::ostream CheckpointOut
Definition: serialize.hh:63
const SimObjectParams * _params
Cached copy of the object parameters.
Definition: sim_object.hh:111
std::string name() const
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Bitfield< 0 > p
Generic representation of an Arm interrupt pin.
Definition: base_gic.hh:176
WatchdogCtrl watchdogControl

Generated on Fri Jul 3 2020 15:53:01 for gem5 by doxygen 1.8.13