gem5  v20.1.0.0
PerfectSwitch.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 1999-2008 Mark D. Hill and David A. Wood
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  */
28 
29 /*
30  * Perfect switch, of course it is perfect and no latency or what so
31  * ever. Every cycle it is woke up and perform all the necessary
32  * routings that must be done. Note, this switch also has number of
33  * input ports/output ports and has a routing table as well.
34  */
35 
36 #ifndef __MEM_RUBY_NETWORK_SIMPLE_PERFECTSWITCH_HH__
37 #define __MEM_RUBY_NETWORK_SIMPLE_PERFECTSWITCH_HH__
38 
39 #include <iostream>
40 #include <string>
41 #include <vector>
42 
45 
46 class MessageBuffer;
47 class NetDest;
48 class SimpleNetwork;
49 class Switch;
50 
51 struct LinkOrder
52 {
53  int m_link;
54  int m_value;
55 };
56 
57 bool operator<(const LinkOrder& l1, const LinkOrder& l2);
58 
59 class PerfectSwitch : public Consumer
60 {
61  public:
62  PerfectSwitch(SwitchID sid, Switch *, uint32_t);
64 
65  std::string name()
66  { return csprintf("PerfectSwitch-%i", m_switch_id); }
67 
68  void init(SimpleNetwork *);
69  void addInPort(const std::vector<MessageBuffer*>& in);
71  const NetDest& routing_table_entry);
72 
73  int getInLinks() const { return m_in.size(); }
74  int getOutLinks() const { return m_out.size(); }
75 
76  void wakeup();
77  void storeEventInfo(int info);
78 
79  void clearStats();
80  void collateStats();
81  void print(std::ostream& out) const;
82 
83  private:
84  // Private copy constructor and assignment operator
85  PerfectSwitch(const PerfectSwitch& obj);
87 
88  void operateVnet(int vnet);
89  void operateMessageBuffer(MessageBuffer *b, int incoming, int vnet);
90 
92  Switch * const m_switch;
93 
94  // vector of queues from the components
97 
100 
104 
107 };
108 
109 inline std::ostream&
110 operator<<(std::ostream& out, const PerfectSwitch& obj)
111 {
112  obj.print(out);
113  out << std::flush;
114  return out;
115 }
116 
117 #endif // __MEM_RUBY_NETWORK_SIMPLE_PERFECTSWITCH_HH__
PerfectSwitch::~PerfectSwitch
~PerfectSwitch()
Definition: PerfectSwitch.cc:100
PerfectSwitch
Definition: PerfectSwitch.hh:59
PerfectSwitch::operator=
PerfectSwitch & operator=(const PerfectSwitch &obj)
PerfectSwitch::m_network_ptr
SimpleNetwork * m_network_ptr
Definition: PerfectSwitch.hh:105
PerfectSwitch::m_link_order
std::vector< LinkOrder > m_link_order
Definition: PerfectSwitch.hh:99
PerfectSwitch::operateMessageBuffer
void operateMessageBuffer(MessageBuffer *b, int incoming, int vnet)
Definition: PerfectSwitch.cc:139
PerfectSwitch::collateStats
void collateStats()
Definition: PerfectSwitch.cc:320
PerfectSwitch::addOutPort
void addOutPort(const std::vector< MessageBuffer * > &out, const NetDest &routing_table_entry)
Definition: PerfectSwitch.cc:86
PerfectSwitch::print
void print(std::ostream &out) const
Definition: PerfectSwitch.cc:326
PerfectSwitch::getOutLinks
int getOutLinks() const
Definition: PerfectSwitch.hh:74
PerfectSwitch::m_out
std::vector< std::vector< MessageBuffer * > > m_out
Definition: PerfectSwitch.hh:96
PerfectSwitch::m_routing_table
std::vector< NetDest > m_routing_table
Definition: PerfectSwitch.hh:98
std::vector< MessageBuffer * >
Switch
Definition: Switch.hh:59
PerfectSwitch::clearStats
void clearStats()
Definition: PerfectSwitch.cc:316
PerfectSwitch::operateVnet
void operateVnet(int vnet)
Definition: PerfectSwitch.cc:105
PerfectSwitch::getInLinks
int getInLinks() const
Definition: PerfectSwitch.hh:73
PerfectSwitch::m_round_robin_start
int m_round_robin_start
Definition: PerfectSwitch.hh:102
PerfectSwitch::m_virtual_networks
uint32_t m_virtual_networks
Definition: PerfectSwitch.hh:101
PerfectSwitch::wakeup
void wakeup()
Definition: PerfectSwitch.cc:285
PerfectSwitch::m_wakeups_wo_switch
int m_wakeups_wo_switch
Definition: PerfectSwitch.hh:103
PerfectSwitch::addInPort
void addInPort(const std::vector< MessageBuffer * > &in)
Definition: PerfectSwitch.cc:71
TypeDefines.hh
PerfectSwitch::PerfectSwitch
PerfectSwitch(SwitchID sid, Switch *, uint32_t)
Definition: PerfectSwitch.cc:52
operator<
bool operator<(const LinkOrder &l1, const LinkOrder &l2)
Definition: PerfectSwitch.cc:47
PerfectSwitch::name
std::string name()
Definition: PerfectSwitch.hh:65
Consumer
Definition: Consumer.hh:43
SimpleNetwork
Definition: SimpleNetwork.hh:43
X86ISA::l2
Bitfield< 4 > l2
Definition: misc.hh:660
PerfectSwitch::init
void init(SimpleNetwork *)
Definition: PerfectSwitch.cc:61
LinkOrder::m_link
int m_link
Definition: PerfectSwitch.hh:53
LinkOrder::m_value
int m_value
Definition: PerfectSwitch.hh:54
operator<<
std::ostream & operator<<(std::ostream &out, const PerfectSwitch &obj)
Definition: PerfectSwitch.hh:110
PerfectSwitch::storeEventInfo
void storeEventInfo(int info)
Definition: PerfectSwitch.cc:310
LinkOrder
Definition: PerfectSwitch.hh:51
ArmISA::b
Bitfield< 7 > b
Definition: miscregs_types.hh:376
X86ISA::l1
Bitfield< 2 > l1
Definition: misc.hh:658
Consumer.hh
PerfectSwitch::m_switch_id
const SwitchID m_switch_id
Definition: PerfectSwitch.hh:91
PerfectSwitch::m_pending_message_count
std::vector< int > m_pending_message_count
Definition: PerfectSwitch.hh:106
MessageBuffer
Definition: MessageBuffer.hh:68
PerfectSwitch::m_switch
Switch *const m_switch
Definition: PerfectSwitch.hh:92
csprintf
std::string csprintf(const char *format, const Args &...args)
Definition: cprintf.hh:158
NetDest
Definition: NetDest.hh:39
SwitchID
unsigned int SwitchID
Definition: TypeDefines.hh:35
PerfectSwitch::m_in
std::vector< std::vector< MessageBuffer * > > m_in
Definition: PerfectSwitch.hh:95

Generated on Wed Sep 30 2020 14:02:13 for gem5 by doxygen 1.8.17