gem5  v20.1.0.0
utility.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2003-2005 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  */
28 
29 #ifndef __ARCH_SPARC_UTILITY_HH__
30 #define __ARCH_SPARC_UTILITY_HH__
31 
32 #include "arch/sparc/isa_traits.hh"
33 #include "arch/sparc/registers.hh"
34 #include "arch/sparc/tlb.hh"
35 #include "base/bitfield.hh"
36 #include "base/logging.hh"
37 #include "cpu/static_inst.hh"
38 #include "cpu/thread_context.hh"
39 #include "sim/full_system.hh"
40 
41 namespace SparcISA
42 {
43 
44 inline PCState
45 buildRetPC(const PCState &curPC, const PCState &callPC)
46 {
47  PCState ret = callPC;
48  ret.uEnd();
49  ret.pc(curPC.npc());
50  return ret;
51 }
52 
53 uint64_t getArgument(ThreadContext *tc, int &number, uint16_t size, bool fp);
54 
55 static inline bool
57 {
58  PSTATE pstate = tc->readMiscRegNoEffect(MISCREG_PSTATE);
59  HPSTATE hpstate = tc->readMiscRegNoEffect(MISCREG_HPSTATE);
60  return !(pstate.priv || hpstate.hpriv);
61 }
62 
63 void copyRegs(ThreadContext *src, ThreadContext *dest);
64 
65 void copyMiscRegs(ThreadContext *src, ThreadContext *dest);
66 
67 inline void
69 {
70  inst->advancePC(pc);
71 }
72 
73 inline uint64_t
75 {
77 }
78 
79 } // namespace SparcISA
80 
81 #endif
ThreadContext::readMiscRegNoEffect
virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0
SparcISA::MISCREG_PSTATE
@ MISCREG_PSTATE
Definition: miscregs.hh:62
ArmISA::fp
Bitfield< 19, 16 > fp
Definition: miscregs_types.hh:173
SparcISA::getExecutingAsid
uint64_t getExecutingAsid(ThreadContext *tc)
Definition: utility.hh:74
StaticInst::advancePC
virtual void advancePC(TheISA::PCState &pcState) const =0
GenericISA::DelaySlotUPCState
Definition: types.hh:391
SparcISA
Definition: asi.cc:31
GenericISA::SimplePCState::npc
Addr npc() const
Definition: types.hh:161
SparcISA::copyRegs
void copyRegs(ThreadContext *src, ThreadContext *dest)
Definition: utility.cc:200
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:88
bitfield.hh
GenericISA::DelaySlotUPCState::uEnd
void uEnd()
Definition: types.hh:440
MipsISA::pc
Bitfield< 4 > pc
Definition: pra_constants.hh:240
isa_traits.hh
SparcISA::inUserMode
static bool inUserMode(ThreadContext *tc)
Definition: utility.hh:56
static_inst.hh
SparcISA::buildRetPC
PCState buildRetPC(const PCState &curPC, const PCState &callPC)
Definition: utility.hh:45
SparcISA::advancePC
void advancePC(PCState &pc, const StaticInstPtr &inst)
Definition: utility.hh:68
full_system.hh
SparcISA::getArgument
uint64_t getArgument(ThreadContext *tc, int &number, uint16_t size, bool fp)
Definition: utility.cc:44
SparcISA::PCState
GenericISA::DelaySlotUPCState< MachInst > PCState
Definition: types.hh:41
SparcISA::copyMiscRegs
void copyMiscRegs(ThreadContext *src, ThreadContext *dest)
Definition: utility.cc:64
SparcISA::MISCREG_HPSTATE
@ MISCREG_HPSTATE
Hyper privileged registers.
Definition: miscregs.hh:74
logging.hh
GenericISA::SimplePCState::pc
Addr pc() const
Definition: types.hh:158
registers.hh
RefCountingPtr< StaticInst >
SparcISA::MISCREG_MMU_P_CONTEXT
@ MISCREG_MMU_P_CONTEXT
MMU Internal Registers.
Definition: miscregs.hh:86
thread_context.hh
tlb.hh

Generated on Wed Sep 30 2020 14:02:01 for gem5 by doxygen 1.8.17