Go to the documentation of this file.
29 #ifndef __ARCH_POWER_DECODER_HH__
30 #define __ARCH_POWER_DECODER_HH__
36 #include "debug/Decode.hh"
110 DPRINTF(Decode,
"Decode: Decoded %s instruction: %#x\n",
111 si->getName(), mach_inst);
127 #endif // __ARCH_POWER_DECODER_HH__
void moreBytes(MachInst machInst)
StaticInstPtr decode(ExtMachInst mach_inst, Addr addr)
Decode a machine instruction.
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
StaticInstPtr decode(PowerISA::PCState &nextPC)
void moreBytes(const PCState &pc, Addr fetchPC, MachInst inst)
GenericISA::DelaySlotPCState< MachInst > PCState
StaticInstPtr decodeInst(ExtMachInst mach_inst)
static GenericISA::BasicDecodeCache< Decoder, ExtMachInst > defaultCache
A cache of decoded instruction objects.
Decoder(ISA *isa=nullptr)
void takeOverFrom(Decoder *old)
Generated on Tue Mar 23 2021 19:41:18 for gem5 by doxygen 1.8.17