gem5 v24.0.0.0
|
#include <uart8250.hh>
Classes | |
class | BankedRegister |
class | PairedRegister |
class | RWSwitchedRegister |
Public Member Functions | |
Registers (Uart8250 *uart, const std::string &new_name) | |
Public Member Functions inherited from gem5::RegisterBank< ByteOrder::little > | |
void | setDebugFlag (const ::gem5::debug::SimpleFlag &flag) |
constexpr | RegisterBank (const std::string &new_name, Addr new_base) |
virtual | ~RegisterBank () |
void | addRegisters (std::initializer_list< RegisterAdder > adders) |
void | addRegistersAt (std::initializer_list< RegisterAdder > adders) |
void | addRegister (RegisterAdder reg) |
Addr | base () const |
Addr | size () const |
const std::string & | name () const |
virtual void | read (Addr addr, void *buf, Addr bytes) |
virtual void | write (Addr addr, const void *buf, Addr bytes) |
virtual void | reset () |
Public Attributes | |
Register8 | rbr = {"rbr"} |
Register8 | thr = {"thr"} |
RWSwitchedRegister | rbrThr |
Register8 | dll = {"dll"} |
BankedRegister | rbrThrDll |
Register< Ier > | ier = {"ier", 0} |
Register8 | dlh = {"dlh"} |
BankedRegister | ierDlh |
Register< Iir > | iir = {"iir"} |
Register8 | fcr = {"fcr"} |
RWSwitchedRegister | iirFcr |
Register< Lcr > | lcr = {"lcr"} |
Register8 | mcr = {"mcr"} |
Register< Lsr > | lsr = {"lsr"} |
Register8 | msr = {"msr"} |
RegisterRaz | sr = {"sr", 1} |
Additional Inherited Members | |
Public Types inherited from gem5::RegisterBank< ByteOrder::little > | |
using | Register8 |
using | Register8LE |
using | Register8BE |
using | Register16 |
using | Register16LE |
using | Register16BE |
using | Register32 |
using | Register32LE |
using | Register32BE |
using | Register64 |
using | Register64LE |
using | Register64BE |
Static Public Member Functions inherited from gem5::RegisterBank< ByteOrder::little > | |
static constexpr Data | readWithMask (const Data &value, const Data &bitmask) |
static constexpr Data | writeWithMask (const Data &old, const Data &value, const Data &bitmask) |
Definition at line 94 of file uart8250.hh.
gem5::Uart8250::Registers::Registers | ( | Uart8250 * | uart, |
const std::string & | new_name ) |
Definition at line 109 of file uart8250.cc.
References gem5::RegisterBank< ByteOrder::little >::addRegisters(), gem5::Uart::device, ier, ierDlh, iir, iirFcr, lcr, lsr, mcr, msr, rbr, rbrThrDll, gem5::Uart8250::readIir(), gem5::Uart8250::readRbr(), gem5::X86ISA::reg, gem5::Uart8250::Registers::BankedRegister::select(), sr, thr, gem5::UART_MCR_LOOP, gem5::Uart8250::writeIer(), and gem5::Uart8250::writeThr().
Register8 gem5::Uart8250::Registers::dlh = {"dlh"} |
Definition at line 186 of file uart8250.hh.
Register8 gem5::Uart8250::Registers::dll = {"dll"} |
Definition at line 181 of file uart8250.hh.
Register8 gem5::Uart8250::Registers::fcr = {"fcr"} |
Definition at line 191 of file uart8250.hh.
Register<Ier> gem5::Uart8250::Registers::ier = {"ier", 0} |
Definition at line 185 of file uart8250.hh.
Referenced by gem5::Uart8250::dataAvailable(), gem5::Uart8250::processIntrEvent(), gem5::Uart8250::readRbr(), Registers(), gem5::Uart8250::serialize(), gem5::Uart8250::unserialize(), and gem5::Uart8250::writeThr().
BankedRegister gem5::Uart8250::Registers::ierDlh |
Definition at line 187 of file uart8250.hh.
Referenced by Registers().
Register<Iir> gem5::Uart8250::Registers::iir = {"iir"} |
Definition at line 190 of file uart8250.hh.
Referenced by Registers().
RWSwitchedRegister gem5::Uart8250::Registers::iirFcr |
Definition at line 192 of file uart8250.hh.
Referenced by Registers().
Register<Lcr> gem5::Uart8250::Registers::lcr = {"lcr"} |
Definition at line 195 of file uart8250.hh.
Referenced by Registers(), gem5::Uart8250::serialize(), and gem5::Uart8250::unserialize().
Register<Lsr> gem5::Uart8250::Registers::lsr = {"lsr"} |
Definition at line 197 of file uart8250.hh.
Referenced by Registers().
Register8 gem5::Uart8250::Registers::mcr = {"mcr"} |
Definition at line 196 of file uart8250.hh.
Referenced by Registers(), gem5::Uart8250::serialize(), and gem5::Uart8250::unserialize().
Register8 gem5::Uart8250::Registers::msr = {"msr"} |
Definition at line 198 of file uart8250.hh.
Referenced by Registers().
Register8 gem5::Uart8250::Registers::rbr = {"rbr"} |
Definition at line 177 of file uart8250.hh.
Referenced by Registers().
RWSwitchedRegister gem5::Uart8250::Registers::rbrThr |
Definition at line 179 of file uart8250.hh.
BankedRegister gem5::Uart8250::Registers::rbrThrDll |
Definition at line 182 of file uart8250.hh.
Referenced by Registers().
RegisterRaz gem5::Uart8250::Registers::sr = {"sr", 1} |
Definition at line 201 of file uart8250.hh.
Referenced by Registers().
Register8 gem5::Uart8250::Registers::thr = {"thr"} |
Definition at line 178 of file uart8250.hh.
Referenced by Registers().