gem5  v21.1.0.2
Classes | Namespaces
microldstop.hh File Reference
#include <tuple>
#include "arch/x86/insts/microop.hh"
#include "arch/x86/insts/microop_args.hh"
#include "arch/x86/ldstflags.hh"
#include "mem/packet.hh"
#include "mem/request.hh"
#include "sim/faults.hh"

Go to the source code of this file.

Classes

class  gem5::X86ISA::MemOp
 Base class for memory ops. More...
 
class  gem5::X86ISA::LdStOp
 Base class for load ops using one integer register. More...
 
class  gem5::X86ISA::LdStFpOp
 Base class for load ops using one FP register. More...
 
class  gem5::X86ISA::MemNoDataOp
 Base class for the tia microop which has no destination register. More...
 
class  gem5::X86ISA::LdStSplitOp
 Base class for load and store ops using two registers, we will call them split ops for this reason. More...
 

Namespaces

 gem5
 Reference material can be found at the JEDEC website: UFS standard http://www.jedec.org/standards-documents/results/jesd220 UFS HCI specification http://www.jedec.org/standards-documents/results/jesd223.
 
 gem5::X86ISA
 This is exposed globally, independent of the ISA.
 

Generated on Tue Sep 21 2021 12:26:25 for gem5 by doxygen 1.8.17