gem5  v21.1.0.2
queue_entry.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012-2013, 2015-2016 ARM Limited
3  * All rights reserved.
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2002-2005 The Regents of The University of Michigan
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
46 #ifndef __MEM_CACHE_QUEUE_ENTRY_HH__
47 #define __MEM_CACHE_QUEUE_ENTRY_HH__
48 
49 #include "base/named.hh"
50 #include "base/types.hh"
51 #include "mem/packet.hh"
52 
53 namespace gem5
54 {
55 
56 class BaseCache;
57 
62 class QueueEntry : public Packet::SenderState, public Named
63 {
64 
68  template <class Entry>
69  friend class Queue;
70 
71  protected:
72 
75 
78 
79  public:
87  class Target
88  {
89  public:
90  const Tick recvTime;
91  const Tick readyTime;
92  const Counter order;
93  const PacketPtr pkt;
94 
103  Target(PacketPtr _pkt, Tick ready_time, Counter _order)
104  : recvTime(curTick()), readyTime(ready_time), order(_order),
105  pkt(_pkt)
106  {}
107  };
108 
110  bool inService;
111 
114 
117 
119  unsigned blkSize;
120 
122  bool isSecure;
123 
124  QueueEntry(const std::string &name)
125  : Named(name),
126  readyTime(0), _isUncacheable(false),
127  inService(false), order(0), blkAddr(0), blkSize(0), isSecure(false)
128  {}
129 
130  bool isUncacheable() const { return _isUncacheable; }
131 
139  virtual bool matchBlockAddr(const Addr addr, const bool is_secure)
140  const = 0;
141 
149  virtual bool matchBlockAddr(const PacketPtr pkt) const = 0;
150 
157  virtual bool conflictAddr(const QueueEntry* entry) const = 0;
158 
163  virtual bool sendPacket(BaseCache &cache) = 0;
164 
170  virtual Target* getTarget() = 0;
171 };
172 
173 } // namespace gem5
174 
175 #endif // __MEM_CACHE_QUEUE_ENTRY_HH__
gem5::curTick
Tick curTick()
The universal simulation clock.
Definition: cur_tick.hh:46
gem5::QueueEntry::_isUncacheable
bool _isUncacheable
True if the entry is uncacheable.
Definition: queue_entry.hh:77
gem5::QueueEntry::Target::pkt
const PacketPtr pkt
Pending request packet.
Definition: queue_entry.hh:93
named.hh
gem5::QueueEntry::Target
A queue entry is holding packets that will be serviced as soon as resources are available.
Definition: queue_entry.hh:87
gem5::QueueEntry::Target::Target
Target(PacketPtr _pkt, Tick ready_time, Counter _order)
Default constructor.
Definition: queue_entry.hh:103
gem5::QueueEntry::isUncacheable
bool isUncacheable() const
Definition: queue_entry.hh:130
gem5::QueueEntry::blkAddr
Addr blkAddr
Block aligned address.
Definition: queue_entry.hh:116
gem5::QueueEntry::order
Counter order
Order number assigned to disambiguate writes and misses.
Definition: queue_entry.hh:113
gem5::QueueEntry::readyTime
Tick readyTime
Tick when ready to issue.
Definition: queue_entry.hh:74
packet.hh
gem5::Named
Interface for things with names.
Definition: named.hh:38
gem5::QueueEntry::Target::recvTime
const Tick recvTime
Time when request was received (for stats)
Definition: queue_entry.hh:90
gem5::Named::name
virtual std::string name() const
Definition: named.hh:47
gem5::BaseCache
A basic cache interface.
Definition: base.hh:95
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:283
gem5::QueueEntry::matchBlockAddr
virtual bool matchBlockAddr(const Addr addr, const bool is_secure) const =0
Check if entry corresponds to the one being looked for.
gem5::Tick
uint64_t Tick
Tick count type.
Definition: types.hh:58
gem5::QueueEntry::isSecure
bool isSecure
True if the entry targets the secure memory space.
Definition: queue_entry.hh:122
gem5::Queue
A high-level queue interface, to be used by both the MSHR queue and the write buffer.
Definition: queue.hh:70
gem5::Packet::SenderState
A virtual base opaque structure used to hold state associated with the packet (e.g....
Definition: packet.hh:457
gem5::Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
gem5::QueueEntry::blkSize
unsigned blkSize
Block size of the cache.
Definition: queue_entry.hh:119
types.hh
gem5::statistics::Counter
double Counter
All counters are of 64-bit values.
Definition: types.hh:47
gem5::QueueEntry
A queue entry base class, to be used by both the MSHRs and write-queue entries.
Definition: queue_entry.hh:62
gem5::QueueEntry::Target::readyTime
const Tick readyTime
Time when request is ready to be serviced.
Definition: queue_entry.hh:91
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::QueueEntry::sendPacket
virtual bool sendPacket(BaseCache &cache)=0
Send this queue entry as a downstream packet, with the exact behaviour depending on the specific entr...
gem5::QueueEntry::conflictAddr
virtual bool conflictAddr(const QueueEntry *entry) const =0
Check if given entry's packets conflict with this' entries packets.
gem5::QueueEntry::Target::order
const Counter order
Global order (for memory consistency mgmt)
Definition: queue_entry.hh:92
gem5::QueueEntry::inService
bool inService
True if the entry has been sent downstream.
Definition: queue_entry.hh:110
gem5::QueueEntry::QueueEntry
QueueEntry(const std::string &name)
Definition: queue_entry.hh:124
gem5::QueueEntry::getTarget
virtual Target * getTarget()=0
Returns a pointer to the first target.
gem5::X86ISA::addr
Bitfield< 3 > addr
Definition: types.hh:84

Generated on Tue Sep 21 2021 12:25:29 for gem5 by doxygen 1.8.17