gem5  v21.1.0.2
random_gen.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012-2013, 2017-2018 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed here under. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
44 #ifndef __CPU_TRAFFIC_GEN_RANDOM_GEN_HH__
45 #define __CPU_TRAFFIC_GEN_RANDOM_GEN_HH__
46 
47 #include "base/bitfield.hh"
48 #include "base/intmath.hh"
49 #include "base_gen.hh"
50 #include "mem/packet.hh"
51 
52 namespace gem5
53 {
54 
60 class RandomGen : public StochasticGen
61 {
62 
63  public:
64 
83  RequestorID requestor_id, Tick _duration,
84  Addr start_addr, Addr end_addr,
85  Addr _blocksize, Addr cacheline_size,
86  Tick min_period, Tick max_period,
87  uint8_t read_percent, Addr data_limit)
88  : StochasticGen(obj, requestor_id, _duration, start_addr, end_addr,
89  _blocksize, cacheline_size, min_period, max_period,
90  read_percent, data_limit),
92  { }
93 
94  void enter();
95 
97 
98  Tick nextPacketTick(bool elastic, Tick delay) const;
99 
100  protected:
107 };
108 
109 } // namespace gem5
110 
111 #endif
gem5::RandomGen
The random generator is similar to the linear one, but does not generate sequential addresses.
Definition: random_gen.hh:60
gem5::RandomGen::dataManipulated
Addr dataManipulated
Counter to determine the amount of data manipulated.
Definition: random_gen.hh:106
packet.hh
gem5::RandomGen::getNextPacket
PacketPtr getNextPacket()
Get the next generated packet.
Definition: random_gen.cc:57
gem5::StochasticGen
Definition: base_gen.hh:139
bitfield.hh
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:283
gem5::Tick
uint64_t Tick
Tick count type.
Definition: types.hh:58
gem5::RandomGen::RandomGen
RandomGen(SimObject &obj, RequestorID requestor_id, Tick _duration, Addr start_addr, Addr end_addr, Addr _blocksize, Addr cacheline_size, Tick min_period, Tick max_period, uint8_t read_percent, Addr data_limit)
Create a random address sequence generator.
Definition: random_gen.hh:82
gem5::SimObject
Abstract superclass for simulation objects.
Definition: sim_object.hh:146
gem5::Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
gem5::RandomGen::enter
void enter()
Enter this generator state.
Definition: random_gen.cc:50
gem5::RandomGen::nextPacketTick
Tick nextPacketTick(bool elastic, Tick delay) const
Determine the tick when the next packet is available.
Definition: random_gen.cc:84
gem5::RequestorID
uint16_t RequestorID
Definition: request.hh:95
intmath.hh
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
base_gen.hh

Generated on Tue Sep 21 2021 12:25:09 for gem5 by doxygen 1.8.17