gem5 v24.0.0.0
Loading...
Searching...
No Matches
base_gen.cc
Go to the documentation of this file.
1/*
2 * Copyright (c) 2012-2013, 2016-2018 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed here under. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions are
16 * met: redistributions of source code must retain the above copyright
17 * notice, this list of conditions and the following disclaimer;
18 * redistributions in binary form must reproduce the above copyright
19 * notice, this list of conditions and the following disclaimer in the
20 * documentation and/or other materials provided with the distribution;
21 * neither the name of the copyright holders nor the names of its
22 * contributors may be used to endorse or promote products derived from
23 * this software without specific prior written permission.
24 *
25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 */
37
39
40#include <algorithm>
41
42#include "base/logging.hh"
44
45namespace gem5
46{
47
48BaseGen::BaseGen(SimObject &obj, RequestorID requestor_id, Tick _duration)
49 : _name(obj.name()), requestorId(requestor_id),
50 duration(_duration)
51{
52}
53
55BaseGen::getPacket(Addr addr, unsigned size, const MemCmd& cmd,
57{
58 // Create new request
59 RequestPtr req = std::make_shared<Request>(addr, size, flags,
61 // Dummy PC to have PC-based prefetchers latch on; get entropy into higher
62 // bits
63 req->setPC(((Addr)requestorId) << 2);
64
65 // Embed it in a packet
66 PacketPtr pkt = new Packet(req, cmd);
67
68 uint8_t* pkt_data = new uint8_t[req->getSize()];
69 pkt->dataDynamic(pkt_data);
70
71 if (cmd.isWrite()) {
72 std::fill_n(pkt_data, req->getSize(), (uint8_t)requestorId);
73 }
74
75 return pkt;
76}
77
79 RequestorID requestor_id, Tick _duration,
80 Addr start_addr, Addr end_addr,
81 Addr _blocksize, Addr cacheline_size,
82 Tick min_period, Tick max_period,
83 uint8_t read_percent, Addr data_limit)
84 : BaseGen(obj, requestor_id, _duration),
85 startAddr(start_addr), endAddr(end_addr),
86 blocksize(_blocksize), cacheLineSize(cacheline_size),
87 minPeriod(min_period), maxPeriod(max_period),
88 readPercent(read_percent), dataLimit(data_limit)
89{
91 fatal("TrafficGen %s block size (%d) is larger than "
92 "cache line size (%d)\n", name(),
94
95 if (read_percent > 100)
96 fatal("%s cannot have more than 100% reads", name());
97
98 if (min_period > max_period)
99 fatal("%s cannot have min_period > max_period", name());
100}
101
102} // namespace gem5
Declaration of the base generator class for all generators.
Base class for all generators, with the shared functionality and virtual functions for entering,...
Definition base_gen.hh:65
PacketPtr getPacket(Addr addr, unsigned size, const MemCmd &cmd, Request::FlagsType flags=0)
Generate a new request and associated packet.
Definition base_gen.cc:55
BaseGen(SimObject &obj, RequestorID requestor_id, Tick _duration)
Create a base generator.
Definition base_gen.cc:48
const RequestorID requestorId
The RequestorID used for generating requests.
Definition base_gen.hh:73
std::string name() const
Get the name, useful for DPRINTFs.
Definition base_gen.hh:107
bool isWrite() const
Definition packet.hh:228
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition packet.hh:295
void dataDynamic(T *p)
Set the data pointer to a value that should have delete [] called on it.
Definition packet.hh:1213
uint64_t FlagsType
Definition request.hh:100
Abstract superclass for simulation objects.
const Addr cacheLineSize
Cache line size in the simulated system.
Definition base_gen.hh:160
StochasticGen(SimObject &obj, RequestorID requestor_id, Tick _duration, Addr start_addr, Addr end_addr, Addr _blocksize, Addr cacheline_size, Tick min_period, Tick max_period, uint8_t read_percent, Addr data_limit)
Definition base_gen.cc:78
const Addr blocksize
Blocksize and address increment.
Definition base_gen.hh:157
#define fatal(...)
This implements a cprintf based fatal() function.
Definition logging.hh:200
uint8_t flags
Definition helpers.cc:87
Bitfield< 3 > addr
Definition types.hh:84
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36
std::shared_ptr< Request > RequestPtr
Definition request.hh:94
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition types.hh:147
uint64_t Tick
Tick count type.
Definition types.hh:58
uint16_t RequestorID
Definition request.hh:95
const std::string & name()
Definition trace.cc:48

Generated on Tue Jun 18 2024 16:24:02 for gem5 by doxygen 1.11.0