gem5  v22.1.0.0
pci_host.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2022 EXAscale Performance SYStems (EXAPSYS)
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #include "dev/riscv/pci_host.hh"
39 #include "params/GenericRiscvPciHost.hh"
40 
41 namespace gem5
42 {
43 
44 GenericRiscvPciHost::GenericRiscvPciHost(const GenericRiscvPciHostParams &p)
45  : GenericPciHost(p), intBase(p.int_base), intCount(p.int_count)
46 {
47 }
48 
49 uint32_t
51  const PciBusAddr &addr, PciIntPin pin) const
52 {
54  "%02x:%02x.%i: Interrupt from a device without interrupts\n",
55  addr.bus, addr.dev, addr.func);
56 
57  return intBase + (addr.dev % intCount);
58 }
59 
60 }
Configurable generic PCI host interface.
Definition: host.hh:277
const uint32_t intCount
Definition: pci_host.hh:52
const uint32_t intBase
Definition: pci_host.hh:51
uint32_t mapPciInterrupt(const PciBusAddr &addr, PciIntPin pin) const override
Definition: pci_host.cc:50
GenericRiscvPciHost(const GenericRiscvPciHostParams &p)
Definition: pci_host.cc:44
#define fatal_if(cond,...)
Conditional fatal macro that checks the supplied condition and only causes a fatal error if the condi...
Definition: logging.hh:226
Bitfield< 54 > p
Definition: pagetable.hh:70
Bitfield< 3 > addr
Definition: types.hh:84
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
PciIntPin
Definition: types.hh:67

Generated on Wed Dec 21 2022 10:22:33 for gem5 by doxygen 1.9.1