trace_gen.hh

Go to the documentation of this file.

/*
 * Copyright (c) 2012-2013, 2017-2018 ARM Limited
 * All rights reserved
 *
 * The license below extends only to copyright in the software and shall
 * not be construed as granting a license to any other intellectual
 * property including but not limited to intellectual property relating
 * to a hardware implementation of the functionality of the software
 * licensed here under.  You may use the software subject to the license
 * terms below provided that you ensure that this notice is replicated
 * unmodified and in its entirety in all distributions of the software,
 * modified or unmodified, in source code or in binary form.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
 
#ifndef __CPU_TRAFFIC_GEN_TRACE_GEN_HH__
#define __CPU_TRAFFIC_GEN_TRACE_GEN_HH__
 
#include "base/bitfield.hh"
#include "base/intmath.hh"
#include "base_gen.hh"
#include "mem/packet.hh"
#include "proto/protoio.hh"
 
namespace gem5
{
 
class TraceGen : public BaseGen
{
 
  private:
 
    struct TraceElement
    {
 
        MemCmd cmd;
 
        Addr addr;
 
        Addr blocksize;
 
        Tick tick;
 
        Request::FlagsType flags;
 
        bool isValid() const {
            return cmd != MemCmd::InvalidCmd;
        }
 
        void clear() {
            cmd = MemCmd::InvalidCmd;
        }
    };
 
    class InputStream
    {
 
      private:
 
        ProtoInputStream trace;
 
      public:
 
        InputStream(const std::string& filename);
 
        void reset();
 
        void init();
 
        bool read(TraceElement& element);
    };
 
  public:
 
    TraceGen(SimObject &obj, RequestorID requestor_id, Tick _duration,
             const std::string& trace_file, Addr addr_offset)
        : BaseGen(obj, requestor_id, _duration),
          trace(trace_file),
          tickOffset(0),
          addrOffset(addr_offset),
          traceComplete(false)
    {
    }
 
    void enter();
 
    PacketPtr getNextPacket();
 
    void exit();
 
    Tick nextPacketTick(bool elastic, Tick delay) const;
 
  private:
 
    InputStream trace;
 
    TraceElement currElement;
    TraceElement nextElement;
 
    mutable Tick tickOffset;
 
    Addr addrOffset;
 
    bool traceComplete;
};
 
} // namespace gem5
 
#endif