39 #ifndef __ARCH_X86_REGISTERS_HH__ 40 #define __ARCH_X86_REGISTERS_HH__ 44 #include "arch/x86/generated/max_inst_regs.hh" 53 using X86ISAInst::MaxInstDestRegs;
112 #endif // __ARCH_X86_REGFILE_HH__ constexpr unsigned DummyNumVecElemPerVecReg
Vector Register Abstraction This generic class is the model in a particularization of MVC...
constexpr bool DummyVecPredRegHasPackedRepr
Dummy type aliases and constants for architectures that do not implement vector predicate registers...
VecRegT< DummyVecElem, DummyNumVecElemPerVecReg, true > DummyConstVecReg
uint32_t DummyVecElem
Dummy type aliases and constants for architectures that do not implement vector registers.
DummyVecPredReg::Container DummyVecPredRegContainer
constexpr size_t DummyVecPredRegSizeBits
const int StackPointerReg
const int ReturnAddressReg
const int MaxMiscDestRegs
const int FramePointerReg
constexpr unsigned NumVecElemPerVecReg
constexpr bool VecPredRegHasPackedRepr
constexpr size_t VecRegSizeBytes
VecRegT< DummyVecElem, DummyNumVecElemPerVecReg, false > DummyVecReg
DummyVecReg::Container DummyVecRegContainer
const int NumImplicitIntRegs
const int NumMicroIntRegs
constexpr size_t VecPredRegSizeBits
const int SyscallPseudoReturnReg
This is exposed globally, independent of the ISA.
VecPredRegT< DummyVecElem, DummyNumVecElemPerVecReg, DummyVecPredRegHasPackedRepr, true > DummyConstVecPredReg
Vector Registers layout specification.
Generic predicate register container.
VecPredRegT< DummyVecElem, DummyNumVecElemPerVecReg, DummyVecPredRegHasPackedRepr, false > DummyVecPredReg
Vector Register Abstraction This generic class is a view in a particularization of MVC...
constexpr size_t DummyVecRegSizeBytes