gem5  v20.1.0.0
execute.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2013-2014 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
45 #ifndef __CPU_MINOR_EXECUTE_HH__
46 #define __CPU_MINOR_EXECUTE_HH__
47 
48 #include "cpu/minor/buffers.hh"
49 #include "cpu/minor/cpu.hh"
50 #include "cpu/minor/func_unit.hh"
51 #include "cpu/minor/lsq.hh"
52 #include "cpu/minor/pipe_data.hh"
53 #include "cpu/minor/scoreboard.hh"
54 
55 namespace Minor
56 {
57 
60 class Execute : public Named
61 {
62  protected:
65 
68 
71 
73  unsigned int issueLimit;
74 
76  unsigned int memoryIssueLimit;
77 
79  unsigned int commitLimit;
80 
82  unsigned int memoryCommitLimit;
83 
88 
91 
93  unsigned int numFuncUnits;
94 
98 
101 
104 
108 
111  unsigned int noCostFUIndex;
112 
115 
118 
121 
122  public: /* Public for Pipeline to be able to pass it to Decode */
124 
125  protected:
137  {
138  NotDraining, /* Not draining, possibly running */
139  DrainCurrentInst, /* Draining to end of inst/macroop */
140  DrainHaltFetch, /* Halting Fetch after completing current inst */
141  DrainAllInsts /* Discarding all remaining insts */
142  };
143 
146  ExecuteThreadInfo(unsigned int insts_committed) :
147  inputIndex(0),
149  instsBeingCommitted(insts_committed),
150  streamSeqNum(InstId::firstStreamSeqNum),
151  lastPredictionSeqNum(InstId::firstPredictionSeqNum),
153  { }
154 
156  inputIndex(other.inputIndex),
159  streamSeqNum(other.streamSeqNum),
161  drainState(other.drainState)
162  { }
163 
166 
169 
172  unsigned int inputIndex;
173 
177 
181 
187 
193 
196  };
197 
199 
203 
204  protected:
205  friend std::ostream &operator <<(std::ostream &os, DrainState state);
206 
209  const ForwardInstData *getInput(ThreadID tid);
210 
212  void popInput(ThreadID tid);
213 
217  void tryToBranch(MinorDynInstPtr inst, Fault fault, BranchData &branch);
218 
222  MinorDynInstPtr inst, const TheISA::PCState &target,
223  BranchData &branch);
224 
231  LSQ::LSQRequestPtr response, BranchData &branch,
232  Fault &fault);
233 
245  bool executeMemRefInst(MinorDynInstPtr inst, BranchData &branch,
246  bool &failed_predicate, Fault &fault);
247 
249  bool isInterrupted(ThreadID thread_id) const;
250 
252  bool isInbetweenInsts(ThreadID thread_id) const;
253 
256  bool takeInterrupt(ThreadID thread_id, BranchData &branch);
257 
259  unsigned int issue(ThreadID thread_id);
260 
263  bool tryPCEvents(ThreadID thread_id);
264 
268 
272  ThreadID checkInterrupts(BranchData& branch, bool& interrupted);
273 
276  bool hasInterrupt(ThreadID thread_id);
277 
292  bool commitInst(MinorDynInstPtr inst, bool early_memory_issue,
293  BranchData &branch, Fault &fault, bool &committed,
294  bool &completed_mem_issue);
295 
303  void commit(ThreadID thread_id, bool only_commit_microops, bool discard,
304  BranchData &branch);
305 
307  void setDrainState(ThreadID thread_id, DrainState state);
308 
313 
314  public:
315  Execute(const std::string &name_,
316  MinorCPU &cpu_,
317  MinorCPUParams &params,
320 
321  ~Execute();
322 
323  public:
324 
327 
329  LSQ &getLSQ() { return lsq; }
330 
334 
337  bool instIsHeadInst(MinorDynInstPtr inst);
338 
340  void evaluate();
341 
342  void minorTrace() const;
343 
346  bool isDrained();
347 
349  unsigned int drain();
350  void drainResume();
351 };
352 
353 }
354 
355 #endif /* __CPU_MINOR_EXECUTE_HH__ */
Minor::Execute::ExecuteThreadInfo::inFUMemInsts
Queue< QueuedInst, ReportTraitsAdaptor< QueuedInst > > * inFUMemInsts
Memory ref instructions still in the FUs.
Definition: execute.hh:168
pipe_data.hh
Minor::Execute::inputBuffer
std::vector< InputBuffer< ForwardInstData > > inputBuffer
Definition: execute.hh:123
Minor::Execute::isInterrupted
bool isInterrupted(ThreadID thread_id) const
Has an interrupt been raised.
Definition: execute.cc:411
Minor::Execute::out
Latch< BranchData >::Input out
Input port carrying stream changes to Fetch1.
Definition: execute.hh:67
Minor::Execute::commitPriority
ThreadID commitPriority
Definition: execute.hh:202
X86ISA::os
Bitfield< 17 > os
Definition: misc.hh:803
Minor::ForwardInstData
Forward flowing data between Fetch2,Decode,Execute carrying a packet of instructions of a width appro...
Definition: pipe_data.hh:253
Minor::Execute::tryPCEvents
bool tryPCEvents(ThreadID thread_id)
Try to act on PC-related events.
Definition: execute.cc:835
scoreboard.hh
Minor::Execute::ExecuteThreadInfo::ExecuteThreadInfo
ExecuteThreadInfo(const ExecuteThreadInfo &other)
Definition: execute.hh:155
Minor::Execute::ExecuteThreadInfo::lastCommitWasEndOfMacroop
bool lastCommitWasEndOfMacroop
The last commit was the end of a full instruction so an interrupt can safely happen.
Definition: execute.hh:176
Minor::Execute::processMoreThanOneInput
bool processMoreThanOneInput
If true, more than one input line can be processed each cycle if there is room to execute more instru...
Definition: execute.hh:87
ThreadID
int16_t ThreadID
Thread index/ID type.
Definition: types.hh:227
Minor::Latch::Input
Encapsulate wires on either input or output of the latch.
Definition: buffers.hh:245
Minor::Execute::checkInterrupts
ThreadID checkInterrupts(BranchData &branch, bool &interrupted)
Check all threads for possible interrupts.
Definition: execute.cc:1607
Minor::Execute::fuDescriptions
MinorFUPool & fuDescriptions
Descriptions of the functional units we want to generate.
Definition: execute.hh:90
Minor::Execute::lsq
LSQ lsq
Dcache port to pass on to the CPU.
Definition: execute.hh:114
Minor::Execute::hasInterrupt
bool hasInterrupt(ThreadID thread_id)
Checks if a specific thread has an interrupt.
Definition: execute.cc:1642
Minor::Execute::instIsRightStream
bool instIsRightStream(MinorDynInstPtr inst)
Does the given instruction have the right stream sequence number to be committed?
Definition: execute.cc:1872
cpu.hh
Minor::Execute::DrainAllInsts
@ DrainAllInsts
Definition: execute.hh:141
Minor::Execute::isInbetweenInsts
bool isInbetweenInsts(ThreadID thread_id) const
Are we between instructions? Can we be interrupted?
Definition: execute.cc:1414
Minor::Execute::minorTrace
void minorTrace() const
Definition: execute.cc:1653
std::vector
STL vector class.
Definition: stl.hh:37
Minor::Execute::DrainCurrentInst
@ DrainCurrentInst
Definition: execute.hh:139
Minor::Execute::interruptPriority
ThreadID interruptPriority
Definition: execute.hh:200
Minor::Execute::~Execute
~Execute()
Definition: execute.cc:1862
Minor::Execute::ExecuteThreadInfo::streamSeqNum
InstSeqNum streamSeqNum
Source of sequence number for instuction streams.
Definition: execute.hh:186
Minor::Execute::scoreboard
std::vector< Scoreboard > scoreboard
Scoreboard of instruction dependencies.
Definition: execute.hh:117
Minor::Execute::executeMemRefInst
bool executeMemRefInst(MinorDynInstPtr inst, BranchData &branch, bool &failed_predicate, Fault &fault)
Execute a memory reference instruction.
Definition: execute.cc:445
Minor
Definition: activity.cc:44
Minor::Execute::isDrained
bool isDrained()
After thread suspension, has Execute been drained of in-flight instructions and memory accesses.
Definition: execute.cc:1846
Minor::Execute::commitInst
bool commitInst(MinorDynInstPtr inst, bool early_memory_issue, BranchData &branch, Fault &fault, bool &committed, bool &completed_mem_issue)
Commit a single instruction.
Definition: execute.cc:889
Minor::Execute::inp
Latch< ForwardInstData >::Output inp
Input port carrying instructions from Decode.
Definition: execute.hh:64
Minor::Execute::ExecuteThreadInfo::inputIndex
unsigned int inputIndex
Index that we've completed upto in getInput data.
Definition: execute.hh:172
Minor::Execute::executeInfo
std::vector< ExecuteThreadInfo > executeInfo
Definition: execute.hh:198
Minor::Execute::ExecuteThreadInfo::lastPredictionSeqNum
InstSeqNum lastPredictionSeqNum
A prediction number for use where one isn't available from an instruction.
Definition: execute.hh:192
Minor::Execute::getDcachePort
MinorCPU::MinorCPUPort & getDcachePort()
Returns the DcachePort owned by this Execute to pass upwards.
Definition: execute.cc:1889
Minor::Execute::DrainHaltFetch
@ DrainHaltFetch
Definition: execute.hh:140
MinorCPU
MinorCPU is an in-order CPU model with four fixed pipeline stages:
Definition: cpu.hh:77
Minor::Latch::Output
Definition: buffers.hh:256
Minor::Execute::DrainState
DrainState
Stage cycle-by-cycle state.
Definition: execute.hh:136
Minor::Queue
Wrapper for a queue type to act as a pipeline stage input queue.
Definition: buffers.hh:397
Minor::Execute::handleMemResponse
void handleMemResponse(MinorDynInstPtr inst, LSQ::LSQRequestPtr response, BranchData &branch, Fault &fault)
Handle extracting mem ref responses from the memory queues and completing the associated instructions...
Definition: execute.cc:320
func_unit.hh
Fault
std::shared_ptr< FaultBase > Fault
Definition: types.hh:240
Minor::Execute::evaluate
void evaluate()
Pass on input/buffer data to the output if you can.
Definition: execute.cc:1421
Minor::Execute::drain
unsigned int drain()
Like the drain interface on SimObject.
Definition: execute.cc:1824
Minor::Execute::operator<<
friend std::ostream & operator<<(std::ostream &os, DrainState state)
Definition: execute.cc:1792
Minor::Execute::setTraceTimeOnIssue
bool setTraceTimeOnIssue
Modify instruction trace times on issue.
Definition: execute.hh:103
Minor::Execute::issueLimit
unsigned int issueLimit
Number of instructions that can be issued per cycle.
Definition: execute.hh:73
Minor::Execute::ExecuteThreadInfo
Definition: execute.hh:144
Minor::Execute::updateBranchData
void updateBranchData(ThreadID tid, BranchData::Reason reason, MinorDynInstPtr inst, const TheISA::PCState &target, BranchData &branch)
Actually create a branch to communicate to Fetch1/Fetch2 and, if that is a stream-changing branch upd...
Definition: execute.cc:294
Minor::Execute::getInput
const ForwardInstData * getInput(ThreadID tid)
Get a piece of data to work on from the inputBuffer, or 0 if there is no data.
Definition: execute.cc:193
MinorCPU::MinorCPUPort
Provide a non-protected base class for Minor's Ports as derived classes are created by Fetch1 and Exe...
Definition: cpu.hh:98
Minor::Execute::popInput
void popInput(ThreadID tid)
Pop an element off the input buffer, if there are any.
Definition: execute.cc:206
Minor::Execute::memoryCommitLimit
unsigned int memoryCommitLimit
Number of memory instructions that can be committed per cycle.
Definition: execute.hh:82
Minor::Execute::commit
void commit(ThreadID thread_id, bool only_commit_microops, bool discard, BranchData &branch)
Try and commit instructions from the ends of the functional unit pipelines.
Definition: execute.cc:1031
Minor::Execute::cpu
MinorCPU & cpu
Pointer back to the containing CPU.
Definition: execute.hh:70
Minor::Execute::ExecuteThreadInfo::inFlightInsts
Queue< QueuedInst, ReportTraitsAdaptor< QueuedInst > > * inFlightInsts
In-order instructions either in FUs or the LSQ.
Definition: execute.hh:165
InstSeqNum
uint64_t InstSeqNum
Definition: inst_seq.hh:37
Minor::Execute::setDrainState
void setDrainState(ThreadID thread_id, DrainState state)
Set the drain state (with useful debugging messages)
Definition: execute.cc:1817
Minor::Execute::tryToBranch
void tryToBranch(MinorDynInstPtr inst, Fault fault, BranchData &branch)
Generate Branch data based (into branch) on an observed (or not) change in PC while executing an inst...
Definition: execute.cc:215
Minor::Execute::allowEarlyMemIssue
bool allowEarlyMemIssue
Allow mem refs to leave their FUs before reaching the head of the in flight insts queue if their depe...
Definition: execute.hh:107
Minor::Execute::setTraceTimeOnCommit
bool setTraceTimeOnCommit
Modify instruction trace times on commit.
Definition: execute.hh:100
Minor::Execute::getLSQ
LSQ & getLSQ()
To allow ExecContext to find the LSQ.
Definition: execute.hh:329
Named
Definition: trace.hh:147
Minor::Execute::issue
unsigned int issue(ThreadID thread_id)
Try and issue instructions from the inputBuffer.
Definition: execute.cc:543
Minor::BranchData
Forward data betwen Execute and Fetch1 carrying change-of-address/stream information.
Definition: pipe_data.hh:62
Minor::Execute::ExecuteThreadInfo::ExecuteThreadInfo
ExecuteThreadInfo(unsigned int insts_committed)
Constructor.
Definition: execute.hh:146
Minor::BranchData::Reason
Reason
Definition: pipe_data.hh:65
Minor::Execute::issuePriority
ThreadID issuePriority
Definition: execute.hh:201
Minor::Execute::ExecuteThreadInfo::instsBeingCommitted
ForwardInstData instsBeingCommitted
Structure for reporting insts currently being processed/retired for MinorTrace.
Definition: execute.hh:180
Minor::Execute::doInstCommitAccounting
void doInstCommitAccounting(MinorDynInstPtr inst)
Do the stats handling and instruction count and PC event events related to the new instruction/op cou...
Definition: execute.cc:857
Minor::Execute::instIsHeadInst
bool instIsHeadInst(MinorDynInstPtr inst)
Returns true if the given instruction is at the head of the inFlightInsts instruction queue.
Definition: execute.cc:1878
Minor::Execute::NotDraining
@ NotDraining
Definition: execute.hh:138
MipsISA::PCState
GenericISA::DelaySlotPCState< MachInst > PCState
Definition: types.hh:41
Minor::Execute::commitLimit
unsigned int commitLimit
Number of instructions that can be committed per cycle.
Definition: execute.hh:79
Minor::Execute::getCommittingThread
ThreadID getCommittingThread()
Use the current threading policy to determine the next thread to decode from.
Definition: execute.cc:1686
Minor::Execute::memoryIssueLimit
unsigned int memoryIssueLimit
Number of memory ops that can be issued per cycle.
Definition: execute.hh:76
Cycles
Cycles is a wrapper class for representing cycle counts, i.e.
Definition: types.hh:83
Minor::Execute::funcUnits
std::vector< FUPipeline * > funcUnits
The execution functional units.
Definition: execute.hh:120
buffers.hh
RefCountingPtr< MinorDynInst >
Minor::LSQ
Definition: lsq.hh:59
Minor::Execute::numFuncUnits
unsigned int numFuncUnits
Number of functional units to produce.
Definition: execute.hh:93
MinorFUPool
A collection of MinorFUs.
Definition: func_unit.hh:179
Minor::Execute::drainResume
void drainResume()
Definition: execute.cc:1781
Minor::Execute::takeInterrupt
bool takeInterrupt(ThreadID thread_id, BranchData &branch)
Act on an interrupt.
Definition: execute.cc:417
Minor::Execute::ExecuteThreadInfo::drainState
DrainState drainState
State progression for draining NotDraining -> ...
Definition: execute.hh:195
Minor::Execute::Execute
Execute(const std::string &name_, MinorCPU &cpu_, MinorCPUParams &params, Latch< ForwardInstData >::Output inp_, Latch< BranchData >::Input out_)
Definition: execute.cc:61
lsq.hh
Minor::Execute
Execute stage.
Definition: execute.hh:60
Minor::InstId
Id for lines and instructions.
Definition: dyn_inst.hh:68
Minor::LSQ::LSQRequest
Derived SenderState to carry data access info.
Definition: lsq.hh:118
Minor::Execute::getIssuingThread
ThreadID getIssuingThread()
Definition: execute.cc:1753
Minor::Execute::noCostFUIndex
unsigned int noCostFUIndex
The FU index of the non-existent costless FU for instructions which pass the MinorDynInst::isNoCostIn...
Definition: execute.hh:111
Minor::Execute::longestFuLatency
Cycles longestFuLatency
Longest latency of any FU, useful for setting up the activity recoder.
Definition: execute.hh:97

Generated on Wed Sep 30 2020 14:02:08 for gem5 by doxygen 1.8.17