gem5
v20.1.0.0
arch
arm
isa_device.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2014, 2017 ARM Limited
3
* All rights reserved
4
*
5
* The license below extends only to copyright in the software and shall
6
* not be construed as granting a license to any other intellectual
7
* property including but not limited to intellectual property relating
8
* to a hardware implementation of the functionality of the software
9
* licensed hereunder. You may use the software subject to the license
10
* terms below provided that you ensure that this notice is replicated
11
* unmodified and in its entirety in all distributions of the software,
12
* modified or unmodified, in source code or in binary form.
13
*
14
* Redistribution and use in source and binary forms, with or without
15
* modification, are permitted provided that the following conditions are
16
* met: redistributions of source code must retain the above copyright
17
* notice, this list of conditions and the following disclaimer;
18
* redistributions in binary form must reproduce the above copyright
19
* notice, this list of conditions and the following disclaimer in the
20
* documentation and/or other materials provided with the distribution;
21
* neither the name of the copyright holders nor the names of its
22
* contributors may be used to endorse or promote products derived from
23
* this software without specific prior written permission.
24
*
25
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36
*/
37
38
#ifndef __ARCH_ARM_ISA_DEVICE_HH__
39
#define __ARCH_ARM_ISA_DEVICE_HH__
40
41
#include "
arch/arm/registers.hh
"
42
#include "
base/compiler.hh
"
43
44
class
ThreadContext
;
45
46
namespace
ArmISA
47
{
48
49
class
ISA;
50
58
class
BaseISADevice
59
{
60
public
:
61
BaseISADevice
();
62
virtual
~BaseISADevice
() {}
63
64
virtual
void
setISA
(
ISA
*
isa
);
65
virtual
void
setThreadContext
(
ThreadContext
*tc) {}
66
73
virtual
void
setMiscReg
(
int
misc_reg,
RegVal
val
) = 0;
74
81
virtual
RegVal
readMiscReg
(
int
misc_reg) = 0;
82
83
protected
:
84
ISA
*
isa
;
85
};
86
94
class
DummyISADevice
:
public
BaseISADevice
95
{
96
public
:
97
DummyISADevice
()
98
:
BaseISADevice
() {}
99
~DummyISADevice
() {}
100
101
void
setMiscReg
(
int
misc_reg,
RegVal
val
)
override
;
102
RegVal
readMiscReg
(
int
misc_reg)
override
;
103
};
104
105
}
106
107
#endif // __ARCH_ARM_ISA_DEVICE_HH__
ArmISA::BaseISADevice::BaseISADevice
BaseISADevice()
Definition:
isa_device.cc:45
ArmISA::BaseISADevice
Base class for devices that use the MiscReg interfaces.
Definition:
isa_device.hh:58
ArmISA::BaseISADevice::setThreadContext
virtual void setThreadContext(ThreadContext *tc)
Definition:
isa_device.hh:65
ArmISA::BaseISADevice::isa
ISA * isa
Definition:
isa_device.hh:84
ArmISA::ISA
Definition:
isa.hh:65
ArmISA::DummyISADevice::setMiscReg
void setMiscReg(int misc_reg, RegVal val) override
Write to a system register belonging to this device.
Definition:
isa_device.cc:59
ArmISA
Definition:
ccregs.hh:41
ArmISA::BaseISADevice::~BaseISADevice
virtual ~BaseISADevice()
Definition:
isa_device.hh:62
ArmISA::BaseISADevice::setMiscReg
virtual void setMiscReg(int misc_reg, RegVal val)=0
Write to a system register belonging to this device.
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition:
thread_context.hh:88
ArmISA::DummyISADevice
Dummy device that prints a warning when it is accessed.
Definition:
isa_device.hh:94
compiler.hh
X86ISA::val
Bitfield< 63 > val
Definition:
misc.hh:769
ArmISA::DummyISADevice::DummyISADevice
DummyISADevice()
Definition:
isa_device.hh:97
ArmISA::DummyISADevice::~DummyISADevice
~DummyISADevice()
Definition:
isa_device.hh:99
registers.hh
ArmISA::BaseISADevice::setISA
virtual void setISA(ISA *isa)
Definition:
isa_device.cc:51
RegVal
uint64_t RegVal
Definition:
types.hh:168
ArmISA::BaseISADevice::readMiscReg
virtual RegVal readMiscReg(int misc_reg)=0
Read a system register belonging to this device.
ArmISA::DummyISADevice::readMiscReg
RegVal readMiscReg(int misc_reg) override
Read a system register belonging to this device.
Definition:
isa_device.cc:67
Generated on Wed Sep 30 2020 14:02:00 for gem5 by
doxygen
1.8.17