gem5  v20.1.0.0
utility.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2007 The Hewlett-Packard Development Company
3  * All rights reserved.
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __ARCH_X86_UTILITY_HH__
39 #define __ARCH_X86_UTILITY_HH__
40 
41 #include "cpu/static_inst.hh"
42 #include "cpu/thread_context.hh"
43 #include "sim/full_system.hh"
44 
45 namespace X86ISA
46 {
47 
48  inline PCState
49  buildRetPC(const PCState &curPC, const PCState &callPC)
50  {
51  PCState retPC = callPC;
52  retPC.uEnd();
53  return retPC;
54  }
55 
56  uint64_t
57  getArgument(ThreadContext *tc, int &number, uint16_t size, bool fp);
58 
59  static inline bool
61  {
62  if (!FullSystem) {
63  return true;
64  } else {
65  HandyM5Reg m5reg = tc->readMiscRegNoEffect(MISCREG_M5_REG);
66  return m5reg.cpl == 3;
67  }
68  }
69 
70  void copyRegs(ThreadContext *src, ThreadContext *dest);
71 
72  void copyMiscRegs(ThreadContext *src, ThreadContext *dest);
73 
74  inline void
76  {
77  inst->advancePC(pc);
78  }
79 
80  inline uint64_t
82  {
83  return 0;
84  }
85 
86 
100  uint64_t getRFlags(ThreadContext *tc);
101 
114  void setRFlags(ThreadContext *tc, uint64_t val);
115 
128  uint8_t convX87TagsToXTags(uint16_t ftw);
129 
145  uint16_t convX87XTagsToTags(uint8_t ftwx);
146 
160  uint16_t genX87Tags(uint16_t ftw, uint8_t top, int8_t spm);
161 
168  double loadFloat80(const void *mem);
169 
176  void storeFloat80(void *mem, double value);
177 }
178 
179 #endif // __ARCH_X86_UTILITY_HH__
X86ISA::MISCREG_M5_REG
@ MISCREG_M5_REG
Definition: misc.hh:137
ThreadContext::readMiscRegNoEffect
virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0
X86ISA::convX87TagsToXTags
uint8_t convX87TagsToXTags(uint16_t ftw)
Convert an x87 tag word to abridged tag format.
Definition: utility.cc:142
X86ISA::genX87Tags
uint16_t genX87Tags(uint16_t ftw, uint8_t top, int8_t spm)
Generate and updated x87 tag register after a push/pop operation.
Definition: utility.cc:188
ArmISA::fp
Bitfield< 19, 16 > fp
Definition: miscregs_types.hh:173
StaticInst::advancePC
virtual void advancePC(TheISA::PCState &pcState) const =0
X86ISA::loadFloat80
double loadFloat80(const void *_mem)
Load an 80-bit float from memory and convert it to double.
Definition: utility.cc:208
top
Definition: test.h:61
X86ISA::buildRetPC
PCState buildRetPC(const PCState &curPC, const PCState &callPC)
Definition: utility.hh:49
X86ISA::copyRegs
void copyRegs(ThreadContext *src, ThreadContext *dest)
Definition: utility.cc:94
X86ISA::getExecutingAsid
uint64_t getExecutingAsid(ThreadContext *tc)
Definition: utility.hh:81
FullSystem
bool FullSystem
The FullSystem variable can be used to determine the current mode of simulation.
Definition: root.cc:132
X86ISA::convX87XTagsToTags
uint16_t convX87XTagsToTags(uint8_t ftwx)
Convert an x87 xtag word to normal tags format.
Definition: utility.cc:167
X86ISA::PCState::uEnd
void uEnd()
Definition: types.hh:330
X86ISA::storeFloat80
void storeFloat80(void *_mem, double value)
Convert and store a double as an 80-bit float.
Definition: utility.cc:217
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:88
X86ISA::PCState
Definition: types.hh:287
X86ISA::setRFlags
void setRFlags(ThreadContext *tc, uint64_t val)
Set update the rflags register and internal gem5 state.
Definition: utility.cc:126
static_inst.hh
X86ISA::val
Bitfield< 63 > val
Definition: misc.hh:769
X86ISA
This is exposed globally, independent of the ISA.
Definition: acpi.hh:55
full_system.hh
X86ISA::getRFlags
uint64_t getRFlags(ThreadContext *tc)
Reconstruct the rflags register from the internal gem5 register state.
Definition: utility.cc:110
X86ISA::inUserMode
static bool inUserMode(ThreadContext *tc)
Definition: utility.hh:60
MipsISA::PCState
GenericISA::DelaySlotPCState< MachInst > PCState
Definition: types.hh:41
X86ISA::getArgument
uint64_t getArgument(ThreadContext *tc, int &number, uint16_t size, bool fp)
Definition: utility.cc:51
X86ISA::advancePC
void advancePC(PCState &pc, const StaticInstPtr &inst)
Definition: utility.hh:75
mem
bool_vector8 mem[]
Definition: reset_stim.h:43
RefCountingPtr< StaticInst >
X86ISA::pc
Bitfield< 19 > pc
Definition: misc.hh:805
thread_context.hh
X86ISA::copyMiscRegs
void copyMiscRegs(ThreadContext *src, ThreadContext *dest)
Definition: utility.cc:73

Generated on Wed Sep 30 2020 14:02:01 for gem5 by doxygen 1.8.17