Go to the documentation of this file.
38 #ifndef __DEV_ARM_SMMU_V3_DEVICEIFC_HH__
39 #define __DEV_ARM_SMMU_V3_DEVICEIFC_HH__
48 #include "params/SMMUv3DeviceInterface.hh"
SMMUATSDevicePort atsDevicePort
void schedTimingResp(PacketPtr pkt)
DrainState drain() override
Draining is the process of clearing out the states of SimObjects.These are the SimObjects that are pa...
const bool prefetchReserveLastWay
SMMUDevicePort * devicePort
unsigned wrBufSlotsRemaining
bool atsRecvTimingResp(PacketPtr pkt)
bool recvTimingReq(PacketPtr pkt)
uint64_t Tick
Tick count type.
int16_t PortID
Port index/ID type, and a symbolic name for an invalid port id.
SMMUDeviceRetryEvent sendDeviceRetryEvent
SMMUATSMemoryPort atsMemPort
The ClockedObject class extends the SimObject with a clock and accessor functions to relate ticks to ...
DrainState
Object drain/handover states.
SMMUSemaphore devicePortSem
ClockedObjectParams Params
Parameters of ClockedObject.
SMMUSemaphore microTLBSem
Ports are used to interface objects to each other.
unsigned pendingMemAccesses
SMMUSignal dependentReqRemoved
const bool prefetchEnable
Port & getPort(const std::string &name, PortID id) override
Get a port with a given name and index.
virtual const std::string name() const
Tick atsRecvAtomic(PacketPtr pkt)
void schedAtsTimingResp(PacketPtr pkt)
std::list< SMMUTranslationProcess * > duplicateReqs
const bool microTLBEnable
SMMUSignal duplicateReqRemoved
unsigned xlateSlotsRemaining
Tick recvAtomic(PacketPtr pkt)
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
SMMUv3DeviceInterface(const Params &p)
std::list< SMMUTranslationProcess * > dependentWrites[SMMU_MAX_TRANS_ID]
bool atsRecvTimingReq(PacketPtr pkt)
EventWrapper< SMMUv3DeviceInterface, &SMMUv3DeviceInterface::atsSendDeviceRetry > atsSendDeviceRetryEvent
Cycles is a wrapper class for representing cycle counts, i.e.
PARAMS(SMMUv3DeviceInterface)
void setSMMU(SMMUv3 *_smmu)
void atsSendDeviceRetry()
void scheduleDeviceRetry()
std::list< SMMUTranslationProcess * > dependentReads[SMMU_MAX_TRANS_ID]
Generated on Tue Mar 23 2021 19:41:26 for gem5 by doxygen 1.8.17