gem5  v21.0.1.0
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
ArmISA::MMU Member List

This is the complete list of members for ArmISA::MMU, including all inherited members.

_drainManagerDrainableprivate
_drainStateDrainablemutableprivate
_paramsSimObjectprotected
addStat(Stats::Info *info)Stats::Group
addStatGroup(const char *name, Group *block)Stats::Group
ALL_TLBS enum valueArmISA::MMU
BaseMMU(const Params &p)BaseMMUinlineprotected
currentSection()Serializablestatic
D_TLBS enum valueArmISA::MMU
demapPage(Addr vaddr, uint64_t asn)BaseMMUinline
deschedule(Event &event)EventManagerinline
deschedule(Event *event)EventManagerinline
dflush(const OP &tlbi_op)ArmISA::MMUinline
dmDrain()Drainableprivate
dmDrainResume()Drainableprivate
drain() overrideSimObjectinlinevirtual
Drainable()Drainableprotected
drainResume()Drainableinlineprotectedvirtual
drainState() constDrainableinline
dtbBaseMMU
EventManager(EventManager &em)EventManagerinline
EventManager(EventManager *em)EventManagerinline
EventManager(EventQueue *eq)EventManagerinline
eventqEventManagerprotected
eventQueue() constEventManagerinline
finalizePhysical(const RequestPtr &req, ThreadContext *tc, BaseTLB::Mode mode) constBaseMMUinline
find(const char *name)SimObjectstatic
flush(const OP &tlbi_op)ArmISA::MMUinline
flushAll()BaseMMUinline
getAttr() constArmISA::MMUinline
getDTBPtr() constArmISA::MMUinlineprotected
getITBPtr() constArmISA::MMUinlineprotected
getPort(const std::string &if_name, PortID idx=InvalidPortID)SimObjectvirtual
getProbeManager()SimObject
getStatGroups() constStats::Group
getStats() constStats::Group
getTlb(BaseTLB::Mode mode) constBaseMMUinlineprotected
Group()=deleteStats::Group
Group(const Group &)=deleteStats::Group
Group(Group *parent, const char *name=nullptr)Stats::Group
I_TLBS enum valueArmISA::MMU
iflush(const OP &tlbi_op)ArmISA::MMUinline
init()SimObjectvirtual
initState()SimObjectvirtual
invalidateMiscReg(TLBType type=ALL_TLBS)ArmISA::MMU
itbBaseMMU
loadState(CheckpointIn &cp)SimObjectvirtual
memInvalidate()SimObjectinlinevirtual
memWriteback()SimObjectinlinevirtual
mergedParentStats::Groupprivate
mergedStatGroupsStats::Groupprivate
mergeStatGroup(Group *block)Stats::Group
MMU(const ArmMMUParams &p)ArmISA::MMUinline
name() constSimObjectinlinevirtual
notifyFork()Drainableinlinevirtual
operator=(const Group &)=deleteStats::Group
Params typedefBaseMMUprotected
params() constSimObjectinline
pathSerializableprivatestatic
preDumpStats()Stats::Groupvirtual
probeManagerSimObjectprivate
regProbeListeners()SimObjectvirtual
regProbePoints()SimObjectvirtual
regStats()Stats::Groupvirtual
reschedule(Event &event, Tick when, bool always=false)EventManagerinline
reschedule(Event *event, Tick when, bool always=false)EventManagerinline
resetStats()Stats::Groupvirtual
resolveStat(std::string name) constStats::Group
schedule(Event &event, Tick when)EventManagerinline
schedule(Event *event, Tick when)EventManagerinline
Serializable()Serializable
serialize(CheckpointOut &cp) const overrideSimObjectinlinevirtual
serializeAll(CheckpointOut &cp)SimObjectstatic
Serializable::serializeAll(const std::string &cpt_dir)Serializablestatic
serializeSection(CheckpointOut &cp, const char *name) constSerializable
serializeSection(CheckpointOut &cp, const std::string &name) constSerializableinline
setCurTick(Tick newVal)EventManagerinline
signalDrainDone() constDrainableinlineprotected
SimObject(const Params &p)SimObject
simObjectListSimObjectprivatestatic
SimObjectList typedefSimObjectprivate
startup()SimObjectvirtual
statGroupsStats::Groupprivate
statsStats::Groupprivate
takeOverFrom(BaseMMU *old_mmu)BaseMMUvirtual
TLBType enum nameArmISA::MMU
translateAtomic(const RequestPtr &req, ThreadContext *tc, BaseTLB::Mode mode)BaseMMUinline
translateFunctional(ThreadContext *tc, Addr vaddr, Addr &paddr)ArmISA::MMU
translateFunctional(const RequestPtr &req, ThreadContext *tc, BaseTLB::Mode mode, TLB::ArmTranslationType tran_type)ArmISA::MMU
BaseMMU::translateFunctional(const RequestPtr &req, ThreadContext *tc, BaseTLB::Mode mode)BaseMMUinline
translateTiming(const RequestPtr &req, ThreadContext *tc, BaseTLB::Translation *translation, BaseTLB::Mode mode)BaseMMUinline
unserialize(CheckpointIn &cp) overrideSimObjectinlinevirtual
unserializeGlobals(CheckpointIn &cp)Serializablestatic
unserializeSection(CheckpointIn &cp, const char *name)Serializable
unserializeSection(CheckpointIn &cp, const std::string &name)Serializableinline
wakeupEventQueue(Tick when=(Tick) -1)EventManagerinline
~Drainable()Drainableprotectedvirtual
~Group()Stats::Groupvirtual
~Serializable()Serializablevirtual
~SimObject()SimObjectvirtual

Generated on Tue Jun 22 2021 15:28:48 for gem5 by doxygen 1.8.17