gem5  v22.0.0.1
blockmem.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2006-2007 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  */
28 
29 #ifndef __ARCH_SPARC_INSTS_BLOCKMEM_HH__
30 #define __ARCH_SPARC_INSTS_BLOCKMEM_HH__
31 
33 
34 namespace gem5
35 {
36 
37 namespace SparcISA
38 {
39 
41 //
42 // Block Memory instructions
43 //
44 
45 class BlockMem : public SparcMacroInst
46 {
47  protected:
48  // We make the assumption that all block memory operations will take
49  // 8 instructions to execute.
50  BlockMem(const char *mnem, ExtMachInst _machInst) :
51  SparcMacroInst(mnem, _machInst, No_OpClass, 8)
52  {}
53 };
54 
55 class BlockMemImm : public BlockMem
56 {
57  protected:
58  using BlockMem::BlockMem;
59 };
60 
62 {
63  protected:
64  BlockMemMicro(const char *mnem, ExtMachInst _machInst,
65  OpClass __opClass, int8_t _offset) :
66  SparcMicroInst(mnem, _machInst, __opClass), offset(_offset)
67  {}
68 
69  std::string generateDisassembly(
70  Addr pc, const loader::SymbolTable *symtab) const override;
71 
72  const int8_t offset;
73 };
74 
76 {
77  protected:
78  BlockMemImmMicro(const char *mnem, ExtMachInst _machInst,
79  OpClass __opClass, int8_t _offset) :
80  BlockMemMicro(mnem, _machInst, __opClass, _offset),
81  imm(szext<13>(_machInst))
82  {}
83 
84  std::string generateDisassembly(
85  Addr pc, const loader::SymbolTable *symtab) const override;
86 
87  const int32_t imm;
88 };
89 
90 } // namespace SparcISA
91 } // namespace gem5
92 
93 #endif // __ARCH_SPARC_INSTS_BLOCKMEM_HH__
gem5::SparcISA::SparcMacroInst
Definition: micro.hh:40
gem5::SparcISA::ExtMachInst
uint64_t ExtMachInst
Definition: types.hh:42
gem5::SparcISA::BlockMemMicro::generateDisassembly
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Definition: blockmem.cc:38
gem5::loader::SymbolTable
Definition: symtab.hh:65
gem5::SparcISA::BlockMemImmMicro::BlockMemImmMicro
BlockMemImmMicro(const char *mnem, ExtMachInst _machInst, OpClass __opClass, int8_t _offset)
Definition: blockmem.hh:78
gem5::SparcISA::BlockMemImm
Definition: blockmem.hh:55
micro.hh
gem5::SparcISA::BlockMemMicro
Definition: blockmem.hh:61
gem5::SparcISA::BlockMem
Definition: blockmem.hh:45
gem5::SparcISA::BlockMemMicro::offset
const int8_t offset
Definition: blockmem.hh:72
gem5::SparcISA::BlockMemImmMicro::imm
const int32_t imm
Definition: blockmem.hh:87
gem5::SparcISA::BlockMemMicro::BlockMemMicro
BlockMemMicro(const char *mnem, ExtMachInst _machInst, OpClass __opClass, int8_t _offset)
Definition: blockmem.hh:64
gem5::SparcISA::BlockMem::BlockMem
BlockMem(const char *mnem, ExtMachInst _machInst)
Definition: blockmem.hh:50
gem5::Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
gem5::szext
constexpr uint64_t szext(uint64_t val)
Sign-extend an N-bit value to 64 bits.
Definition: bitfield.hh:142
gem5::SparcISA::SparcMicroInst
Definition: micro.hh:92
gem5::MipsISA::pc
Bitfield< 4 > pc
Definition: pra_constants.hh:243
gem5::SparcISA::BlockMemImmMicro::generateDisassembly
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Definition: blockmem.cc:64
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
gem5::SparcISA::BlockMemImmMicro
Definition: blockmem.hh:75

Generated on Sat Jun 18 2022 08:12:17 for gem5 by doxygen 1.8.17